ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢊ
ꢀ
ꢁ
ꢋ
ꢃ
ꢌ ꢍꢌ ꢎꢅ ꢏꢐꢆ ꢑ ꢒꢏꢓꢔ ꢒꢕꢄ ꢖ ꢐꢒꢀ ꢐ ꢒꢗ ꢗꢖ ꢔ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢀ
ꢀ
ꢘ
ꢙ
ꢆ
ꢇ
ꢌ
ꢎ
ꢀ
ꢆ
ꢏ
ꢆ
ꢖ
ꢚ
ꢒ
ꢆ
ꢕ
ꢒ
ꢆ
SCBS703I − AUGUST 1997 − REVISED OCTOBER 2003
D
D
D
D
Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V V
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
)
CC
Support Unregulated Battery Operation
Down to 2.7 V
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
A
I
and Power-Up 3-State Support Hot
off
Insertion
SN74LVTH125 . . . RGY PACKAGE
(TOP VIEW)
SN54LVTH125 . . . FK PACKAGE
(TOP VIEW)
SN54LVTH125 . . . J OR W PACKAGE
SN74LVTH125 . . . D, DB, DGV, NS,
OR PW PACKAGE
(TOP VIEW)
1
14
1
2
3
4
5
6
7
14
13
12
11
10
9
1OE
1A
1Y
2OE
2A
2Y
V
CC
4OE
3
2
1
20 19
18 4A
1A
1Y
13 4OE
12 4A
1Y
NC
2
3
4
5
6
4
5
6
7
8
17
16
15
14
NC
4Y
4A
4Y
3OE
3A
3Y
11
10
9
2OE
2A
4Y
2OE
NC
3OE
3A
NC
3OE
2Y
2A
9 10 11 12 13
7
8
8
GND
NC − No internal connection
description/ordering information
These bus buffers are designed specifically for low-voltage (3.3-V) V
provide a TTL interface to a 5-V system environment.
operation, but with the capability to
CC
The ’LVTH125 devices feature independent line drivers with 3-state outputs. Each output is in the
high-impedance state when the associated output-enable (OE) input is high.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
QFN − RGY
SOIC − D
Tape and reel
Tube
SN74LVTH125RGYR
SN74LVTH125D
LXH125
LVTH125
Tape and reel
Tape and reel
Tape and reel
Tube
SN74LVTH125DR
SN74LVTH125NSR
SN74LVTH125DBR
SN74LVTH125PW
SN74LVTH125PWR
SN74LVTH125DGVR
SNJ54LVTH125J
SOP − NS
LVTH125
LXH125
−40°C to 85°C
SSOP − DB
TSSOP − PW
LXH125
Tape and reel
Tape and reel
Tube
TVSOP − DGV
CDIP − J
LXH125
SNJ54LVTH125J
SNJ54LVTH125W
SNJ54LVTH125FK
CFP − W
Tube
SNJ54LVTH125W
SNJ54LVTH125FK
−55°C to 125°C
LCCC − FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
ꢒ ꢁ ꢄꢖꢀꢀ ꢚ ꢆꢇ ꢖꢔꢘ ꢙꢀ ꢖ ꢁ ꢚꢆꢖꢓ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢕꢔ ꢚ ꢓ ꢒ ꢧꢆ ꢙꢚ ꢁ
ꢛ
ꢓ
ꢏ
ꢆ
ꢏ
ꢝ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢩ
ꢩ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢨ
ꢪ
ꢢ
ꢫ
ꢬ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢍ
ꢕ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢛ
ꢠ
ꢞ
ꢪ
ꢤ
ꢡ
ꢝ
ꢨ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢪ
ꢤ
ꢩ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢩ
ꢣ
ꢞ
ꢠ
ꢨ
ꢆ
ꢤ
ꢭ
ꢦ
ꢞ
ꢙ
ꢥ
ꢞ
ꢛ
ꢩ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢩ
ꢟ
ꢮ
ꢦ
ꢩ
ꢩ
ꢦ
ꢥ
ꢛ
ꢯ
ꢍ
ꢕ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢪꢦ ꢩ ꢦ ꢣ ꢤ ꢛ ꢤ ꢩ ꢞ ꢍ
ꢪ
ꢩ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢩ
ꢝ
ꢬ
ꢯ
ꢝ
ꢥ
ꢡ
ꢬ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢨ
ꢦ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265