5秒后页面跳转
捷配首页

Datasheet > SN75LVDS82DGGG4
SN75LVDS82DGGG4 PDF预览

SN75LVDS82DGGG4

更新时间： 2024-11-20 15:52:27
品牌 Logo 应用领域
德州仪器 - TI 光电二极管接口集成电路
页数 文件大小 规格书
18页 701K
描述
FlatLink™ Receiver 56-TSSOP 0 to 70

阅读下载

中文翻译

获取价格

SN75LVDS82DGGG4 技术参数

是否Rohs认证： 符合生命周期：Active
零件包装代码：TSSOP包装说明：TSSOP, TSSOP56,.3,20
针数：56Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：1.74
差分输出：NO输入特性：DIFFERENTIAL
接口集成电路类型：LINE RECEIVER接口标准：EIA-644; TIA-644
JESD-30 代码：R-PDSO-G56JESD-609代码：e4
长度：14 mm湿度敏感等级：2
功能数量：4端子数量：56
最高工作温度：70 °C最低工作温度：
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3.3 V
认证状态：Not Qualified最大接收延迟：
接收器位数：7座面最大高度：1.2 mm
子类别：Line Driver or Receivers最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
电源电压1-最大：3.6 V电源电压1-分钟：3 V
电源电压1-Nom：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6.1 mm
Base Number Matches：1

SN75LVDS82DGGG4 数据手册

 浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第2页浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第3页浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第4页浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第5页浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第6页浏览型号SN75LVDS82DGGG4的Datasheet PDF文件第7页 
SN75LVDS82  
www.ti.com  
SLLS259I –NOVEMBER 1996–REVISED APRIL 2011  
FlatLink™ RECEIVER  
Check for Samples: SN75LVDS82  
1
FEATURES  
DGG PACKAGE  
(TOP VIEW)  
23  
•
4:28 Data Channel Expansion at up to  
238 Mbytes/s Throughput  
D22  
D23  
D24  
VCC  
D21  
D20  
D19  
GND  
D18  
D17  
D16  
VCC  
D15  
D14  
D13  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
•
Suited for SVGA, XGA, or SXGA Display  
Data Transmission From Controller to  
Display With Very Low EMI  
2
3
GND  
D25  
4
•
•
Four Data Channels and Clock Low-Voltage  
Differential Channels In and 28 Data and  
Clock Low-Voltage TTL Channels Out  
5
D26  
6
D27  
LVDSGND  
A0M  
7
Operates From a Single 3.3-V Supply With  
250 mW (Typ)  
8
9
•
•
•
5-V Tolerant SHTDN Input  
A0P  
10  
11  
12  
Falling Clock-Edge-Triggered Outputs  
A1M  
A1P  
Packaged in Thin Shrink Small-Outline  
Package (TSSOP) With 20-Mil Terminal Pitch  
LVDSVCC 13  
44 GND  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
LVDSGND  
A2M  
D12  
D11  
D10  
VCC  
D9  
•
•
Consumes Less Than 1 mW When Disabled  
Wide Phase-Lock Input Frequency  
Range . . . 31 MHz to 68 MHz  
A2P  
CLKINM  
CLKINP  
A3M  
•
•
No External Components Required for PLL  
Inputs Meet or Exceed the Requirements of  
ANSI EIA/TIA-644 Standard  
D8  
A3P  
D7  
GND  
D6  
•
Improved Replacement for the  
National™ DS90C582  
LVDSGND  
PLLGND  
PLLVCC  
PLLGND  
SHTDN  
CLKOUT  
D0  
D5  
D4  
DESCRIPTION  
The SN75LVDS82 FlatLink™ receiver contains four  
serial-in, 7-bit parallel-out shift registers, a 7× clock  
synthesizer, and five low-voltage differential signaling  
(LVDS) line receivers in a single integrated circuit.  
D3  
VCC  
D2  
GND  
D1  
These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81,  
over five balanced-pair conductors, and expansion to 28 bits of single-ended low-voltage TTL (LVTTL)  
synchronous data at a lower transfer rate. The SN75LVDS82 can also be used with the SN75LVDS84 or  
SN75LVDS85 for 21-bit transfers.  
When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times (7×)  
the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit-wide LVTTL parallel bus at the CLKIN rate.  
A phase-locked loop (PLL) clock synthesizer circuit generates a 7× clock for internal clocking and an output clock  
for the expanded data. The SN75LVDS82 presents valid data on the falling edge of the output clock (CLKOUT).  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
3
FlatLink is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 1996–2011, Texas Instruments Incorporated  
1234567...18

中文翻译

下载PDF

SN75LVDS82DGGG4 替代型号

型号 品牌 替代类型 描述 数据表
SN75LVDS82DGGR TI

类似代替

 FlatLink™ RECEIVER
SN75LVDS82DGG TI

类似代替

 FLATLINKE RECEIVER

与SN75LVDS82DGGG4相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDS82DGGR TI

获取价格

 		FlatLink™ RECEIVER
SN75LVDS83 TI

获取价格

 		FLATLINKE TRANSMITTER
SN75LVDS83A TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83ADGG TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83ADGGR TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83AZQLR TI

获取价格

 		IC LINE DRIVER, PBGA56, LEAD FREE, PLASTIC, BGA-56, Line Driver or Receiver
SN75LVDS83B TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83B_17 TI

获取价格

 		FlatLink Transmitter
SN75LVDS83BDGG TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83BDGGR TI

获取价格

 		FLATLINK™ TRANSMITTER

与SN75LVDS82DGGG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证