5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> SN74ALS233BDWR
SN74ALS233BDWR PDF预览

SN74ALS233BDWR

更新时间： 2024-11-29 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 存储
页数 文件大小 规格书
8页 114K
描述
16 x 5 asynchronous FIFO memory 20-SOIC 0 to 70

阅读下载

中文翻译

获取价格

SN74ALS233BDWR 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete包装说明：SOP, SOP20,.4
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.89
最长访问时间：30 ns最大时钟频率 (fCLK)：40 MHz
周期时间：25 nsJESD-30 代码：R-PDSO-G20
长度：12.8 mm内存密度：80 bit
内存集成电路类型：OTHER FIFO内存宽度：5
功能数量：1端子数量：20
字数：16 words字数代码：16
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：16X5
输出特性：3-STATE可输出：YES
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP20,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：FIFOs最大压摆率：0.133 mA
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：COMMERCIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

SN74ALS233BDWR 数据手册

 浏览型号SN74ALS233BDWR的Datasheet PDF文件第2页浏览型号SN74ALS233BDWR的Datasheet PDF文件第3页浏览型号SN74ALS233BDWR的Datasheet PDF文件第4页浏览型号SN74ALS233BDWR的Datasheet PDF文件第5页浏览型号SN74ALS233BDWR的Datasheet PDF文件第6页浏览型号SN74ALS233BDWR的Datasheet PDF文件第7页 
SN74ALS233B  
16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY  
SCAS253B – MARCH 1990 – REVISED APRIL 1998  
DW OR N PACKAGE  
Independent Asychronous Inputs and  
Outputs  
(TOP VIEW)  
16 Words by 5 Bits  
Data Rates From up to 40 MHz  
Fall-Through Time 14 ns Typ  
3-State Outputs  
OE  
FULL–1  
FULL  
LDCK  
D0  
V
CC  
EMPTY+1  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18 UNCK  
17 EMPTY  
16 Q0  
Package Options Include Plastic  
Small-Outline Package (DW), Plastic Chip  
Carriers (FN), and Standard Plastic 300-mil  
DIPs (N)  
15  
14  
13  
12  
11  
D1  
D2  
D3  
D4  
Q1  
Q2  
Q3  
Q4  
RST  
GND  
description  
This 80-bit memory uses advanced low-power  
Schottky technology and features high speed and  
a fast fall-through time. It is organized as 16 words  
by 5 bits.  
FN PACKAGE  
(TOP VIEW)  
A FIFO memory is a storage device that allows  
data to be written into and read from its array at  
independent data rates. This FIFO is designed to  
process data at rates up to 40 MHz in a bit-parallel  
format, word by word.  
3
2 1 20 19  
UNCK  
EMPTY  
Q0  
LDCK  
18  
17  
16  
4
5
6
7
8
D0  
D1  
D2  
D3  
Data is written into memory on a low-to-high  
transition at the load clock (LDCK) input and is  
read out on a low-to-high transition at the unload  
clock (UNCK) input. The memory is full when the  
number of words clocked in exceeds by 16 the  
number of words clocked out. When the memory  
is full, LDCK signals have no effect. When the  
memory is empty, UNCK signals have no effect.  
15 Q1  
14  
9 10 11 12 13  
Q2  
Status of the FIFO memory is monitored by the FULL, EMPTY, FULL–1, and EMPTY+1 output flags. The FULL  
output is low when the memory is full and high when it is not full. The FULL–1 output is low when the memory  
contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty.  
The EMPTY+1 output is low when one word remains in memory.  
A low level on the reset (RST) input resets the internal stack control pointers and also sets EMPTY low and sets  
FULL, FULL–1, and EMPTY+1 high. The Q outputs are not reset to any specific logic level. The first low-to-high  
transition on LDCK, after either a RST pulse or from an empty condition, causes EMPTY to go high and the data  
to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs  
are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input  
is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is  
not possible in the word-depth direction.  
The SN74ALS233B is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

与SN74ALS233BDWR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS233BFN TI

获取价格

 		16 】 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMOR
SN74ALS233BFNR TI

获取价格

 		暂无描述
SN74ALS233BN TI

获取价格

 		16 】 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMOR
SN74ALS233FN TI

获取价格

 		IC,FIFO,16X5,ASYNCHRONOUS,ALS-TTL,LDCC,20PIN,PLASTIC
SN74ALS233N TI

获取价格

 		16X5 OTHER FIFO, PDIP20
SN74ALS234 TI

获取价格

 		64 X 4 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ALS234D TI

获取价格

 		64X4 OTHER FIFO, 22ns, PDSO16
SN74ALS234D3 TI

获取价格

 		SN74ALS234D3
SN74ALS234DW TI

获取价格

 		64X4 OTHER FIFO, 22ns, PDSO16
SN74ALS234DW ROCHESTER

获取价格

 		64X4 OTHER FIFO, 22ns, PDSO16

与SN74ALS233BDWR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证