ꢀꢁꢂ ꢃꢄ ꢅꢀ ꢆꢇ ꢃ
ꢃ ꢄꢀ ꢉꢁꢊꢋꢌ ꢍꢁ ꢍꢎ ꢀ ꢏ ꢐꢌꢀ ꢑꢒꢐ ꢁꢓ ꢏ ꢐꢌꢀ ꢑꢒꢍ ꢎꢑ ꢔ ꢕꢔ ꢍ ꢌꢉ
ꢈ
ꢃ ×
SDAS106B − OCTOBER 1986 − REVISED SEPTEMBER 1993
DW OR N PACKAGE
(TOP VIEW)
D Asynchronous Operation
D Organized as 64 Words by 4 Bits
D Data Rates From 0 to 30 MHz
D 3-State Outputs
V
OE
IR
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CC
SO
OR
Q0
SI
D0
D Package Options Include Plastic
Small-Outline Packages (DW), Plastic
J-Leaded Chip Carriers (FN), and Standard
Plastic 300-mil DIPs (N)
Q1
D1
Q2
D2
Q3
D3
description
RST
GND
The SN74ALS234 is a 256-bit memory utilizing
advanced low-power Schottky IMPACT
technology. It features high speed with fast
fall-through times and is organized as 64 words by
4 bits.
FN PACKAGE
(TOP VIEW)
A first-in, first-out (FIFO) memory is a storage
device that allows data to be written into and read
from its array at independent data rates. The
SN74ALS234 is designed to process data at rates
from 0 to 30 MHz in a bit-parallel format, word by
word.
3
2 1 20 19
SI
OR
Q0
NC
Q1
Q2
18
17
16
15
14
4
5
6
7
8
D0
NC
D1
D2
9 10 11 12 13
Data is written into memory on the rising edge of
the shift-in (SI) input. When SI goes low, the first
data word ripples through to the output (see
Figure 1). As the FIFO fills up, the data words
stack up in the order they were written. When the
FIFO is full, additional shift-in pulses have no
NC − No internal connection
effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO
is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls
through or reset (RST) goes low.
Status of the SN74ALS234 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags.
When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO
is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when
the FIFO is full.
When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high
during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation
delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically
shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the
IR output (see Figure 4).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
IMPACT is a trademark of Texas Instruments Incorporated.
ꢖ
ꢖ
ꢌ
ꢍ
ꢧ
ꢗ
ꢢ
ꢎ
ꢊ
ꢠ
ꢑ
ꢡ
ꢐ
ꢛ
ꢍ
ꢙ
ꢁ
ꢚ
ꢗ
ꢄ
ꢑ
ꢄ
ꢘ
ꢙ
ꢣ
ꢚ
ꢛ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢟ
ꢟ
ꢘ
ꢘ
ꢛ
ꢛ
ꢙ
ꢙ
ꢘ
ꢠ
ꢠ
ꢤ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢛ
ꢚ
ꢤ
ꢑꢣ
ꢢ
ꢥ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢟ
ꢟ
ꢣ
ꢠ
ꢨ
Copyright 1993, Texas Instruments Incorporated
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢪ
ꢞ
ꢐ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢞ
ꢜ
ꢧ
ꢫ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ
ꢜ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢖ
ꢜ
ꢛ
ꢧ
ꢢ
ꢡ
ꢟ
ꢘ
ꢛ
ꢙ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡꢣ
ꢠ
ꢠ
ꢞꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
5秒后页面跳转
塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
英特尔震撼发布：128核心256线程的至强6性能核处理器
SK海力士量产12层HBM3E，容量高达36GB
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
