5秒后页面跳转
NB7L14MNTXG PDF预览

NB7L14MNTXG

更新时间: 2024-11-14 05:51:55
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器逻辑集成电路
页数 文件大小 规格书
9页 145K
描述
2.5V / 3.3V 7GHz/10Gbps Differential 1:4 LVPECL Fanout Buffer

NB7L14MNTXG 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC16,.12SQ,20针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:5 weeks风险等级:5.39
Is Samacsys:N系列:7L
输入调节:DIFFERENTIALJESD-30 代码:S-XQCC-N16
长度:3 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:4最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:0.2 ns传播延迟(tpd):0.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.05 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3 mmBase Number Matches:1

NB7L14MNTXG 数据手册

 浏览型号NB7L14MNTXG的Datasheet PDF文件第2页浏览型号NB7L14MNTXG的Datasheet PDF文件第3页浏览型号NB7L14MNTXG的Datasheet PDF文件第4页浏览型号NB7L14MNTXG的Datasheet PDF文件第5页浏览型号NB7L14MNTXG的Datasheet PDF文件第6页浏览型号NB7L14MNTXG的Datasheet PDF文件第7页 
NB7L14  
2.5V / 3.3V 7GHz/10Gbps  
Differential 1:4 LVPECL  
Fanout Buffer  
MultiLevel Inputs w/ Internal  
Termination  
http://onsemi.com  
MARKING  
DIAGRAM*  
Description  
The NB7L14 is a differential 1:4 LVPECL fanout buffer. The  
NB7L14 produces four identical LVPECL output copies of Clock or  
Data operating up to 7 GHz or 10.7 Gb/s, respectively. As such, the  
NB7L14 is ideal for SONET, GigE, Fiber Channel, Backplane and  
other Clock or Data distribution applications.  
The differential inputs incorporate internal 50 W termination  
resistors that are accessed through the VT Pin. This feature allows the  
NB7L14 to accept various logic standards, such as LVPECL, CML,  
16  
1
1
QFN16  
MN SUFFIX  
CASE 485G  
NB7L  
14  
ALYWG  
G
XXXX = Specific Device Code  
LVDS, LVCMOS or LVTTL logic levels. The V  
reference  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
REFAC  
output can be used to rebias capacitorcoupled differential or  
singleended input signals. The 1:4 fanout design was optimized for  
low output skew applications.  
The NB7L14 is a member of the GigaCommfamily of high  
performance clock products.  
= Year  
= Work Week  
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
Features  
Input Data Rate > 10.7 Gb/s  
Input Clock Frequency > 7 GHz  
165 ps Typical Propagation Delay  
45 ps Typical Rise and Fall Times  
<15 ps max Output Skew  
Q0  
Q0  
<0.8 ps maximum RMS Clock Jitter  
<15 ps pp of Data Dependent Jitter  
Differential LVPECL Outputs, 720 mV peaktopeak, typical  
Q1  
Q1  
IN  
50 W  
VT  
LVPECL Operating Range: V = 2.375 V to 3.6 V with GND = 0 V  
CC  
50 W  
NECL Operating Range: V = 0 V with GND = 2.375 V to 3.6 V  
IN  
Q2  
Q2  
CC  
Internal Input Termination Resistors, 50 W  
V
V  
Reference Output  
REFAC  
REFAC  
Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP,  
EP, and SG Devices  
Q3  
Q3  
40°C to +85°C Ambient Operating Temperature  
These are PbFree Devices  
Figure 1. Logic Diagram  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
© Semiconductor Components Industries, LLC, 2009  
1
Publication Order Number:  
February, 2009 Rev. 2  
NB7L14MD  

NB7L14MNTXG 替代型号

型号 品牌 替代类型 描述 数据表
NB7L14MNG ONSEMI

完全替代

2.5V / 3.3V 7GHz/10Gbps Differential 1:4 LVPECL Fanout Buffer

与NB7L14MNTXG相关器件

型号 品牌 获取价格 描述 数据表
NB7L1MMNR2 ONSEMI

获取价格

2.5V / 3.3V, 6.125Gb/s 1:10 Differential Clock/Data Driver with CML Output
NB7L1MMNR2G ONSEMI

获取价格

2.5V / 3.3V, 6.125Gb/s 1:10 Differential Clock/Data Driver with CML Output
NB7L216 ONSEMI

获取价格

2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MN ONSEMI

获取价格

2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MNG ONSEMI

获取价格

2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MNR2 ONSEMI

获取价格

2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MNR2G ONSEMI

获取价格

2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L32M ONSEMI

获取价格

2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L32MMNG ONSEMI

获取价格

2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L32MMNR2G ONSEMI

获取价格

2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu