5秒后页面跳转
捷配首页

Datasheet > NB7L216MNG
NB7L216MNG PDF预览

NB7L216MNG

更新时间： 2024-11-14 03:20:55
品牌 Logo 应用领域
安森美 - ONSEMI 转换器时钟
页数 文件大小 规格书
12页 265K
描述
2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination

阅读下载

中文翻译

获取价格

NB7L216MNG 技术参数

是否无铅： 不含铅生命周期：Lifetime Buy
零件包装代码：QFN包装说明：HVQCCN, LCC16,.12SQ,20
针数：16Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：7.41
接口集成电路类型：INTERFACE CIRCUITJESD-30 代码：S-XQCC-N16
长度：3 mm湿度敏感等级：1
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：HVQCCN
封装等效代码：LCC16,.12SQ,20封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：260
电源：+-2.5/+-3.3 V认证状态：Not Qualified
座面最大高度：1 mm子类别：Line Driver or Receivers
最大压摆率：35 mA最大供电电压：3.465 V
最小供电电压：2.375 V标称供电电压：2.5 V
表面贴装：YES温度等级：INDUSTRIAL
端子面层：Nickel/Gold/Palladium (Ni/Au/Pd)端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：40宽度：3 mm
Base Number Matches：1

NB7L216MNG 数据手册

 浏览型号NB7L216MNG的Datasheet PDF文件第2页浏览型号NB7L216MNG的Datasheet PDF文件第3页浏览型号NB7L216MNG的Datasheet PDF文件第4页浏览型号NB7L216MNG的Datasheet PDF文件第5页浏览型号NB7L216MNG的Datasheet PDF文件第6页浏览型号NB7L216MNG的Datasheet PDF文件第7页 
NB7L216  
2.5V/3.3V, 12Gb/s Multi  
Level Clock/Data Input to  
RSECL, High Gain  
Receiver/Buffer/Translator  
with Internal Termination  
http://onsemi.com  
MARKING DIAGRAM*  
Description  
16  
The NB7L216 is a differential receiver/driver with high gain output  
targeted for high frequency applications. The device is functionally  
equivalent to the NBSG16 but with much higher gain output. This  
highly versatile device provides 35 dB of gain up to 7 GHz.  
Inputs incorporate internal 50 W termination resistors and accept  
Negative ECL (NECL), Positive ECL (PECL), LVTTL, LVCMOS,  
CML, or LVDS. Outputs are Reduced Swing ECL (RSECL), 400 mV.  
1
NB7L  
216  
QFN−16  
MN SUFFIX  
CASE 485G  
ALYWG  
G
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
The V pin is an internally generated voltage supply available to  
BB  
= Year  
this device only. V is used as a reference voltage for single−ended  
= Work Week  
= Pb−Free Package  
BB  
NECL or PECL inputs. For all single−ended input conditions, the  
(Note: Microdot may be in either location)  
unused complementary differential input should be connected to V  
BB  
as a switching reference voltage. V may also rebias AC coupled  
BB  
*For additional marking information, refer to  
Application Note AND8002/D.  
inputs. When used, decouple V via a 0.01 mF capacitor and limit  
BB  
current sourcing or sinking to 0.5 mA. When not used, V output  
should be left open.  
BB  
VTD  
Application notes, models and support documentation are available  
at www.onsemi.com.  
50 W  
Q
Q
D
D
Features  
• High Gain of 35 dB from DC to 7 GHz Typical  
• High IIP3: 0 dBm Typical  
50 W  
• 20 mV Minimum Input Voltage Swing  
• Maximum Input Clock Frequency up to 8.5 GHz  
• Maximum Input Data Rate up to 12 Gb/s Typical  
• <0.5 ps of RMS Clock Jitter  
VTD  
Figure 1. Functional Block Diagram  
• <9 ps of Data Dependent Jitter  
• 120 ps Typical Propagation Delay  
• 30 ps Typical Rise and Fall Times  
Device DDJ = 3 ps  
• RSPECL Output with Operating Range: V = 2.375 V to 3.465 V  
CC  
with V = 0 V  
EE  
• RSNECL Output with RSNECL or NECL Inputs with Operating  
Range: V = 0 V with V = −2.375 V to −3.465 V  
CC  
EE  
• RSECL Output Level (400 mV Peak−to−Peak Output),  
• 50 W Internal Input Termination Resistors (Temperature−Coefficient  
of < 6.38 mW/°C)  
• VBB – ECL Reference Voltage Output  
• Pb−Free Packages are Available  
TIME (17 ps/div)  
Figure 2. Typical Output Waveform at  
12 Gb/s with PRBS 223−1 (VINPP = 400 mV,  
Input Signal DDJ = 12 ps)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 11 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
August, 2006 − Rev. 2  
NB7L216/D  
1234567...12

中文翻译

下载PDF

NB7L216MNG 替代型号

型号 品牌 替代类型 描述 数据表
NB7L216MNR2G ONSEMI

完全替代

 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MNR2 ONSEMI

完全替代

 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MN ONSEMI

完全替代

 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla

与NB7L216MNG相关器件

型号 品牌 获取价格 描述 数据表
NB7L216MNR2 ONSEMI

获取价格

 		2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L216MNR2G ONSEMI

获取价格

 		2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Transla
NB7L32M ONSEMI

获取价格

 		2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L32MMNG ONSEMI

获取价格

 		2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L32MMNR2G ONSEMI

获取价格

 		2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L572 ONSEMI

获取价格

 		2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L572MNG ONSEMI

获取价格

 		2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L572MNR4G ONSEMI

获取价格

 		2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L585 ONSEMI

获取价格

 		2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator
NB7L585_14 ONSEMI

获取价格

 		2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer Translator

与NB7L216MNG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证