5秒后页面跳转
NB7L32MMNG PDF预览

NB7L32MMNG

更新时间: 2024-11-14 03:20:55
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器逻辑集成电路
页数 文件大小 规格书
11页 179K
描述
2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Output and Internal Termination

NB7L32MMNG 技术参数

是否无铅: 不含铅生命周期:End Of Life
零件包装代码:QFN包装说明:HVQCCN, LCC16,.12SQ,20
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.62Is Samacsys:N
其他特性:ALSO OPERATES WITH 3.3V SUPPLY系列:7L
输入调节:DIFFERENTIALJESD-30 代码:S-XQCC-N16
长度:3 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
最大频率@ Nom-Sup:14000000000 Hz湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC16,.12SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:2.5/3,3 V最大电源电流(ICC):80 mA
传播延迟(tpd):0.3 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.05 ns座面最大高度:1 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:3 mm
Base Number Matches:1

NB7L32MMNG 数据手册

 浏览型号NB7L32MMNG的Datasheet PDF文件第2页浏览型号NB7L32MMNG的Datasheet PDF文件第3页浏览型号NB7L32MMNG的Datasheet PDF文件第4页浏览型号NB7L32MMNG的Datasheet PDF文件第5页浏览型号NB7L32MMNG的Datasheet PDF文件第6页浏览型号NB7L32MMNG的Datasheet PDF文件第7页 
NB7L32M  
2.5V/3.3V, 14GHz ÷2 Clock  
Divider w/CML Output and  
Internal Termination  
Descriptions  
http://onsemi.com  
MARKING  
The NB7L32M is an integrated ÷2 divider with differential clock  
inputs and asynchronous reset.  
Differential clock inputs incorporate internal 50 W termination  
resistors and accept LVPECL (Positive ECL), CML, or LVDS. The  
high frequency reset pin is asserted on the rising edge. Upon  
powerup, the internal flipflops will attain a random state; the reset  
allows for the synchronization of multiple NB7L32M’s in a system.  
The differential 16 mA CML output provides matching internal  
50 W termination which guarantees 400 mV output swing when  
DIAGRAM*  
16  
1
NB7L  
32M  
ALYWG  
QFN16  
MN SUFFIX  
CASE 485G  
externally receiver terminated 50 W to V (See Figure 16).  
CC  
The device is housed in a small 3x3 mm 16 pin QFN package.  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
Features  
Maximum Input Clock Frequency 14 GHz Typical  
200 ps Max Propagation Delay  
30 ps Typical Rise and Fall Times  
*For additional marking information, refer to  
Application Note AND8002/D.  
< 0.5 ps Maximum (RMS) Random Clock Jitter  
Operating Range: V = 2.375 V to 3.465 V with V = 0 V  
CC  
EE  
FUNCTIONAL BLOCK DIAGRAM  
CML Output Level (400 mV PeaktoPeak Output), Differential  
Output Only  
R
V
CC  
50 W Internal Input and Output Termination Resistors  
Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP,  
V
R1  
EE  
EP, and SG Devices  
These are PbFree Devices  
Reset  
VTCLK  
50 W  
50 W  
CLK  
CLK  
Q
Divide by 2  
Q
VTCLK  
TRUTH TABLE  
CLK  
CLK  
R
H
L
Q
L
Q
x
x
H
Z
W
÷2  
÷2  
Z = LOW to HIGH Transition  
W = HIGH to LOW Transition  
x = Don’t Care  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 10 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
November, 2005 Rev. 0  
NB7L32M/D  

与NB7L32MMNG相关器件

型号 品牌 获取价格 描述 数据表
NB7L32MMNR2G ONSEMI

获取价格

2.5V/3.3V, 14GHz ±2 Clock Divider w/CML Outpu
NB7L572 ONSEMI

获取价格

2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L572MNG ONSEMI

获取价格

2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L572MNR4G ONSEMI

获取价格

2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator
NB7L585 ONSEMI

获取价格

2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator
NB7L585_14 ONSEMI

获取价格

2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer Translator
NB7L585MNG ONSEMI

获取价格

2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator
NB7L585MNR4G ONSEMI

获取价格

2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator
NB7L585MNTWG ONSEMI

获取价格

2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer Translator
NB7L585R ONSEMI

获取价格

2.5V/3.3V, 7GHz/10Gbps Differential 2:1 Mux Input to 1:6 RSECL Clock/Data Fanout Buffer /