5秒后页面跳转
NB7L585MNTWG PDF预览

NB7L585MNTWG

更新时间: 2024-11-15 01:20:43
品牌 Logo 应用领域
安森美 - ONSEMI 驱动逻辑集成电路
页数 文件大小 规格书
9页 94K
描述
2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer Translator

NB7L585MNTWG 技术参数

是否无铅: 不含铅生命周期:Active
包装说明:HVQCCN, LCC32,.2SQ,20Reach Compliance Code:compliant
Factory Lead Time:6 weeks风险等级:5.2
其他特性:ALSO OPERATES AT 3 TO 3.6 V SUPPLY系列:NB7
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-XQCC-N32
JESD-609代码:e3长度:5 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:32实输出次数:12
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:0.3 ns传播延迟(tpd):0.25 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.02 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:5 mm
Base Number Matches:1

NB7L585MNTWG 数据手册

 浏览型号NB7L585MNTWG的Datasheet PDF文件第2页浏览型号NB7L585MNTWG的Datasheet PDF文件第3页浏览型号NB7L585MNTWG的Datasheet PDF文件第4页浏览型号NB7L585MNTWG的Datasheet PDF文件第5页浏览型号NB7L585MNTWG的Datasheet PDF文件第6页浏览型号NB7L585MNTWG的Datasheet PDF文件第7页 
NB7L585  
2.5V / 3.3V Differential 2:1  
Mux Input to 1:6 LVPECL  
Clock/Data Fanout Buffer /  
Translator  
http://onsemi.com  
MARKING  
Multi−Level Inputs w/ Internal  
Termination  
DIAGRAM  
Description  
1
The NB7L585 is a differential 1:6 LVPECL Clock/Data distribution  
chip featuring a 2:1 Clock/Data input multiplexer with an input select  
pin. The INx/INx inputs incorporate internal 50 W termination  
resistors and will accept LVPECL, CML, or LVDS logic levels.  
The NB7L585 produces six identical output copies of Clock or Data  
operating up to 5 GHz or 8 Gb/s, respectively. As such, NB7L585 is  
ideal for SONET, GigE, Fiber Channel, Backplane and other  
Clock/Data distribution applications.  
The NB7L585 is powered with either 2.5 V or 3.3 V supply and is  
offered in a low profile 5mm x 5mm 32−pin QFN package.  
Application notes, models, and support documentation are available  
at www.onsemi.com.  
NB7L  
585  
32  
1
AWLYYWWG  
QFN32  
MN SUFFIX  
CASE 488AM  
G
A
= Assembly Location  
= Wafer Lot  
WL  
YY  
WW  
G
= Year  
= Work Week  
= Pb−Free Package  
(Note: Microdot may be in either location)  
The NB7L585 is a member of the GigaCommfamily of high  
performance clock products.  
+
SEL  
Features  
Maximum Input Data Rate > 8 Gb/s  
Data Dependent Jitter < 15 ps  
Maximum Input Clock Frequency > 5 GHz  
Random Clock Jitter < 0.8 ps RMS  
Low Skew 1:6 LVPECL Outputs, 20 ps max  
2:1 Multi−Level Mux Inputs  
Q0  
VREFAC0  
Q0  
Q1  
IN0  
VT0  
IN0  
50 W  
50 W  
0
Q1  
Q2  
Q2  
Q3  
175 ps Typical Propagation Delay  
55 ps Typical Rise and Fall Times  
Differential LVPECL Outputs, 800 mV peak−to−peak, typical  
IN1  
VT1  
IN1  
50 W  
50 W  
1
Q3  
Q4  
Operating Range: V = 2.375 V to 3.6 V with GND = 0 V  
CC  
VREFAC1  
Internal 50 W Input Termination Resistors  
VREFAC Reference Output  
V
CC  
Q4  
Q5  
GND  
QFN−32 Package, 5mm x 5mm  
Q5  
−40ºC to +85ºC Ambient Operating Temperature  
These Devices are Pb−Free and are RoHS Compliant  
Figure 1. Simplified Block Diagram  
ORDERING INFORMATION  
See detailed ordering and shipping information on page 8 of  
this data sheet.  
© Semiconductor Components Industries, LLC, 2014  
1
Publication Order Number:  
July, 2014 − Rev. 2  
NB7L585/D  

与NB7L585MNTWG相关器件

型号 品牌 获取价格 描述 数据表
NB7L585R ONSEMI

获取价格

2.5V/3.3V, 7GHz/10Gbps Differential 2:1 Mux Input to 1:6 RSECL Clock/Data Fanout Buffer /
NB7L585RMNG ONSEMI

获取价格

2.5V/3.3V, 7GHz/10Gbps Differential 2:1 Mux Input to 1:6 RSECL Clock/Data Fanout Buffer /
NB7L585RMNR4G ONSEMI

获取价格

2.5V/3.3V, 7GHz/10Gbps Differential 2:1 Mux Input to 1:6 RSECL Clock/Data Fanout Buffer /
NB7L72M ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L72M_13 ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L72MMNG ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L72MMNHTBG ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L72MMNR2G ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L72MMNTXG ONSEMI

获取价格

Multi−Level Inputs w/ Internal Termination
NB7L86A ONSEMI

获取价格

2.5 V/3.3 V SiGe Differential Smart Gate with Output Level Select