Datasheet > NB6L11DR2G

NB6L11DR2G

更新时间： 2024-11-30 03:20:51

品牌	Logo	应用领域
安森美 - ONSEMI		时钟
页数	文件大小	规格书
12页	212K
描述
2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

NB6L11DR2G 数据手册

NB6L11

2.5 V/3.3 V Multilevel Input to

Differential LVPECL/LVNECL

1:2 Clock or Data

Fanout Buffer/Translator

http://onsemi.com

MARKING

The NB6L11 is an enhanced differential 1:2 clock or data fanout

buffer/translator. The device has the same pinout and is functionally

equivalent to the LVEL11, EP11, LVEP11 devices. Moreover, the

device is optimized for the systems that require LOW skew, LOW

jitter and LOW power consumption.

DIAGRAMS*

Differential input can be configured to accept single−ended signal

by applying an external reference voltage to unused complementary

input pin. Input accept LVNECL, LVPECL, LVTTL, LVCMOS,

CML, or LVDS. The outputs are 800 mV ECL signals.

6L11

ALYW G

SO−8

D SUFFIX

CASE 751

Features

• Maximum Input Clock Frequency w 6 GHz Typical

• Maximum Input Data Rate w 6 Gb/s Typical

• Low 14 mA Typical Power Supply Current

• 150 ps Typical Propagation Delay

6L11

ALYW G

TSSOP−8

DT SUFFIX

CASE 948R

• 5 ps Typical Within Device Skew

• 75 ps Typical Rise/Fall Times

• PECL Mode Operating Range:

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

= 2.375 V to 3.465 V with V = 0 V

• NECL Mode Op rating Range:

= 0 V with V = −2.375 V to −3.465 V

(Note: Microdot may be in either location)

• Open Input Default State

• Q Outputs Will Default LOW with Inputs Open or at V

*For additional marking information, refer to

Application Note AND8002/D.

• LVDS, LVPECL, LVNECL, LCMOS, LVTTL and CML Input

Compatible

• Pb−Free Packages are Available

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 10 of this data sheet.

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

November, 2006 − Rev. 6

NB6L11/D

12 3 4 5 6 7...12

中文翻译

下载PDF

NB6L11DR2G 替代型号

型号	品牌	替代类型	描述	数据表
NB6L11DG	ONSEMI	完全替代	2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11DR2	ONSEMI	完全替代	2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11D	ONSEMI	类似代替	2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER

与NB6L11DR2G相关器件

型号	品牌	获取价格	描述	数据表
NB6L11DT	ONSEMI	获取价格	2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DTG	ONSEMI	获取价格	2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11DTR2	ONSEMI	获取价格	2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DTR2G	ONSEMI	获取价格	2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11M	ONSEMI	获取价格	2.5V / 3.3V 1:2 Differential CML Fanout Buffer
NB6L11M_07	ONSEMI	获取价格	2.5V / 3.3V 1:2 Differential CML Fanout Buffer Multi−Level Inputs w/ Internal Termin
NB6L11MMNG	ONSEMI	获取价格	2.5V / 3.3V 1:2 Differential CML Fanout Buffer
NB6L11MMNR2G	ONSEMI	获取价格	2.5V / 3.3V 1:2 Differential CML Fanout Buffer
NB6L11S	ONSEMI	获取价格	2.5 V 1:2 AnyLevel TM Input to LVDS Fanout Buffer / Translator
NB6L11S_06	ONSEMI	获取价格	2.5 V 1:2 AnyLevel TM Input to LVDS Fanout Buffer / Translator

与NB6L11DR2G相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

NB6L11DR2G

NB6L11DR2G 数据手册

NB6L11DR2G 替代型号

与NB6L11DR2G相关器件

与NB6L11DR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NB6L11DR2G

NB6L11DR2G 数据手册

NB6L11DR2G 替代型号

与NB6L11DR2G相关器件

与NB6L11DR2G相关文章

您还可以找

您在本页遇到什么问题？