5秒后页面跳转
NB6L11DR2G PDF预览

NB6L11DR2G

更新时间: 2024-02-25 15:45:41
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
12页 212K
描述
2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator

NB6L11DR2G 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.36
其他特性:NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V系列:6L
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER功能数量:1
反相输出次数:端子数量:8
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:+-2.5/+-3.3 V
Prop。Delay @ Nom-Sup:0.22 ns传播延迟(tpd):0.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.015 ns
座面最大高度:1.75 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn80Pb20)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

NB6L11DR2G 数据手册

 浏览型号NB6L11DR2G的Datasheet PDF文件第1页浏览型号NB6L11DR2G的Datasheet PDF文件第3页浏览型号NB6L11DR2G的Datasheet PDF文件第4页浏览型号NB6L11DR2G的Datasheet PDF文件第5页浏览型号NB6L11DR2G的Datasheet PDF文件第6页浏览型号NB6L11DR2G的Datasheet PDF文件第7页 
NB6L11  
Q0  
Q0  
1
2
8
7
V
CC  
R
R
2
D
D
R
R
1
1
6
5
Q1  
Q1  
3
4
2
V
EE  
Figure 1. Pinout (Top View) and Logic Diagram  
Table 1. PIN DESCRIPTION  
Pin  
Name  
I/O  
Default State  
Description  
1
Q0  
ECL Output  
ECL Output  
ECL Output  
ECL Output  
Noninverted differential clock/data output 0. Typically termi-  
nated with 50 W Resistor to V = V 2 V.  
TT  
CC  
2
3
4
Q0  
Q1  
Q1  
Inverted differential clock/data output 0. Typically terminated with  
50 W resistor to V = V 2 V.  
TT  
CC  
Noninverted differential clock/data output 1. Typically termi-  
nated with 50 W resistor to V = V 2 V.  
TT  
CC  
Inverted differential clock/data output 1. Typically terminated with  
50 W resistor to V = V 2 V.  
TT  
CC  
5
6
V
Negative power supply voltage  
Inverted differential clock/data input. Internal 37.5 kW to V and  
EE  
D
LVDS, CML, LVPECL, LVNECL,  
LVCMOS, LVTTL Input  
HIGH  
CC  
75 kW to V .  
EE  
7
8
D
LVDS, CML, LVPECL, LVNECL,  
LVCMOS, LVTTL Input  
LOW  
Noninverted differential clock/data input. Internal 75 kW to V  
CC  
and 37.5 kW to V  
.
EE  
V
Positive power supply voltage  
CC  
Table 2. ATTRIBUTES  
Characteristics  
Value  
Internal Input Pulldown Resistor  
Internal Input Pullup Resistor  
ESD Protection  
37.5 kW  
75 kW  
Human Body Model  
> 2 kV  
> 100 V  
> 1 kV  
Machine Model  
Charged Device Model  
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)  
Pb Pkg  
PbFree Pkg  
SOIC8  
TSSOP8  
Level 1  
Level 1  
Level 1  
Level 3  
Flammability Rating  
Transistor Count  
Oxygen Index: 28 to 34  
UL 94 V0 @ 0.125 in  
167 Devices  
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test  
1. For additional information, see Application Note AND8003/D.  
http://onsemi.com  
2
 

与NB6L11DR2G相关器件

型号 品牌 描述 获取价格 数据表
NB6L11DT ONSEMI 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER

获取价格

NB6L11DTG ONSEMI 2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer

获取价格

NB6L11DTR2 ONSEMI 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER

获取价格

NB6L11DTR2G ONSEMI 2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer

获取价格

NB6L11M ONSEMI 2.5V / 3.3V 1:2 Differential CML Fanout Buffer

获取价格

NB6L11M_07 ONSEMI 2.5V / 3.3V 1:2 Differential CML Fanout Buffer Multi−Level Inputs w/ Internal Termin

获取价格