5秒后页面跳转
NB6L14SMNTXG PDF预览

NB6L14SMNTXG

更新时间: 2024-12-01 05:51:55
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
11页 210K
描述
2.5 V 1:4 AnyLevel™ Differential Input to LVDS Fanout Buffer/Translator

NB6L14SMNTXG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC16,.12SQ,20针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:1.04系列:6L
输入调节:DIFFERENTIALJESD-30 代码:S-XQCC-N16
长度:3 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:4最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):260电源:2.5 V
Prop。Delay @ Nom-Sup:0.6 ns传播延迟(tpd):0.6 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:3 mmBase Number Matches:1

NB6L14SMNTXG 数据手册

 浏览型号NB6L14SMNTXG的Datasheet PDF文件第2页浏览型号NB6L14SMNTXG的Datasheet PDF文件第3页浏览型号NB6L14SMNTXG的Datasheet PDF文件第4页浏览型号NB6L14SMNTXG的Datasheet PDF文件第5页浏览型号NB6L14SMNTXG的Datasheet PDF文件第6页浏览型号NB6L14SMNTXG的Datasheet PDF文件第7页 
NB6L14S  
2.5 V 1:4 AnyLevel]  
Differential Input to LVDS  
Fanout Buffer/Translator  
The NB6L14S is a differential 1:4 Clock or Data Receiver and will  
accept AnyLevel differential input signals: LVPECL, CML, LVDS, or  
HSCL. These signals will be translated to LVDS and four identical  
copies of Clock or Data will be distributed, operating up to 2.0 GHz or  
2.5 Gb/s, respectively. As such, the NB6L14S is ideal for SONET,  
GigE, Fiber Channel, Backplane and other Clock or Data distribution  
applications.  
http://onsemi.com  
MARKING  
DIAGRAM*  
16  
1
The NB6L14S has a wide input common mode range from  
NB6L  
14S  
1
GND + 50 mV to V 50 mV. Combined with the 50 W internal  
CC  
QFN16  
MN SUFFIX  
CASE 485G  
ALYW G  
termination resistors at the inputs, the NB6L14S is ideal for translating  
a variety of differential or singleended Clock or Data signals to  
350 mV typical LVDS output levels.  
G
The NB6L14S is the 2.5 V version of the NB6N14S and is offered  
in a small 3 mm x 3 mm 16QFN package. Application notes, models,  
and support documentation are available at www.onsemi.com.  
The NB6L14S is a member of the ECLinPS MAXfamily of high  
performance products.  
A
L
Y
= Assembly Location  
= Wafer Lot  
= Year  
W = Work Week  
G
= PbFree Package  
(Note: Microdot may be in either location)  
Features  
*For additional marking information, refer to  
Application Note AND8002/D.  
Maximum Input Clock Frequency > 2.0 GHz  
Maximum Input Data Rate > 2.5 Gb/s  
1 ps Maximum of RMS Clock Jitter  
Typically 10 ps of Data Dependent Jitter  
380 ps Typical Propagation Delay  
120 ps Typical Rise and Fall Times  
Q0  
Q0  
Single Power Supply; V = 2.5 $ 5%  
CC  
Q1  
Q1  
V  
Reference Output  
REF_AC  
IN  
VT  
IN  
These are PbFree Devices  
W
50  
50  
W
Q2  
Q2  
EN  
(LVTTL/CMOS)  
D
Q
Q3  
Q3  
V
REFAC  
Device DDJ = 10 ps  
Figure 1. Logic Diagram  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 10 of this data sheet.  
TIME (58 ps/div)  
Figure 2. Typical Output Waveform at 2.488 Gb/s with  
PRBS 2231 (VINPP = 400 mV; Input Signal DDJ = 14 ps)  
©
Semiconductor Components Industries, LLC, 2009  
1
Publication Order Number:  
June, 2009 Rev. 0  
NB6L14S/D  

NB6L14SMNTXG 替代型号

型号 品牌 替代类型 描述 数据表
NB6L14SMNG ONSEMI

类似代替

2.5 V 1:4 AnyLevel™ Differential Input to LVD

与NB6L14SMNTXG相关器件

型号 品牌 获取价格 描述 数据表
NB6L16 ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16_07 ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16D ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DG ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DR2 ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DR2G ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DT ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DTG ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DTR2 ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/
NB6L16DTR2G ONSEMI

获取价格

2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/ Driver/