5秒后页面跳转
NB6L239MN PDF预览

NB6L239MN

更新时间: 2024-11-05 22:27:11
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
12页 93K
描述
2.5 V / 3.3 V Any Differential Clock IN to Differential LVPECL OUT ±1/2/4/8, ±2/4/8/16 Clock Divider

NB6L239MN 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFN包装说明:HVQCCN, LCC16,.12SQ,20
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:8.73
系列:6L输入调节:DIFFERENTIAL
JESD-30 代码:S-XQCC-N16JESD-609代码:e0
长度:3 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):240电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:0.6 ns传播延迟(tpd):0.57 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.03 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn90Pb10)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:3 mm
最小 fmax:3000 MHz

NB6L239MN 数据手册

 浏览型号NB6L239MN的Datasheet PDF文件第2页浏览型号NB6L239MN的Datasheet PDF文件第3页浏览型号NB6L239MN的Datasheet PDF文件第4页浏览型号NB6L239MN的Datasheet PDF文件第5页浏览型号NB6L239MN的Datasheet PDF文件第6页浏览型号NB6L239MN的Datasheet PDF文件第7页 
NB6L239  
2.5 V / 3.3 V Any Differential  
Clock IN to Differential  
LVPECL OUT ÷1/2/4/8,  
÷2/4/8/16 Clock Divider  
Features  
http://onsemi.com  
The NB6L239 is a high−speed, low skew clock divider with two  
divider circuits, each having selectable clock divide ratios; B1/2/4/8  
and B2/4/8/16. Both divider circuits drive a pair of differential  
LVPECL outputs. (More device information on page 7).  
MARKING DIAGRAM*  
Maximum Clock Input Frequency, 3.0 GHz  
Input Compatibility with LVDS/LVPECL/CML/HSTL  
Rise/Fall Time 70 ps Typical  
XXXX  
XXXX  
ALYW  
Bottom View  
QFN−16  
MN SUFFIX  
CASE 485G  
< 10 ps Typical Output−to−Output Skew  
Ex. 622 MHz Input Generates 38.8 MHz to 622 MHz Outputs  
Internal 50 W Termination Provided  
Random Clock Jitter < 1 ps RMS  
XXXX = Device Code  
A
L
= Assembly Location  
= Wafer Lot  
Y
W
= Year  
= Work Week  
Divide−by−1 Edge of QA Aligned to QB Divided Output  
Operating Range: V = 2.375 V to 3.465 V with V = 0 V  
CC  
EE  
*For additional marking information, refer to  
Application Note AND8002/D.  
Master Reset for Synchronization of Multiple Chips  
V  
Reference Output  
BBAC  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
Synchronous Output Enable/Disable  
dimensions section on page 11 of this data sheet.  
SELA0  
SELA1  
QA  
QA  
CLK  
VT  
CLK  
QB  
QB  
EN  
SELB0  
SELB1  
+
MR  
Figure 1. Simplified Logic Diagram  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
April, 2004 − Rev. 0  
NB6L239/D  

NB6L239MN 替代型号

型号 品牌 替代类型 描述 数据表
NB6L239MNR2G ONSEMI

完全替代

2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT /1/2/4/8, /2/4/8/16 Clock
NB6L239MNG ONSEMI

完全替代

2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT /1/2/4/8, /2/4/8/16 Clock

与NB6L239MN相关器件

型号 品牌 获取价格 描述 数据表
NB6L239MNG ONSEMI

获取价格

2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT /1/2/4/8, /2/4/8/16 Clock
NB6L239MNR2 ONSEMI

获取价格

2.5 V / 3.3 V Any Differential Clock IN to Di
NB6L239MNR2G ONSEMI

获取价格

2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT /1/2/4/8, /2/4/8/16 Clock
NB6L295 ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential LVPECL Outputs
NB6L295_12 ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential LVPECL Outputs
NB6L295M ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs
NB6L295M_12 ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs
NB6L295MMNG ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs
NB6L295MMNGEVB ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs
NB6L295MMNTXG ONSEMI

获取价格

2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs