Datasheet > NB4L16MMNR2

NB4L16MMNR2

更新时间： 2024-11-23 03:20:43

品牌	Logo	应用领域
安森美 - ONSEMI		驱动器转换器时钟
页数	文件大小	规格书
12页	920K
描述
2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Translator with Internal Termination

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

NB4L16MMNR2 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFN	包装说明：	3 X 3 MM, QFN-16
针数：	16	Reach Compliance Code：	not_compliant
风险等级：	5.32	接口集成电路类型：	INTERFACE CIRCUIT
JESD-30 代码：	S-XQCC-N16	JESD-609代码：	e0
长度：	3 mm	功能数量：	1
端子数量：	16	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装等效代码：	LCC16,.12SQ,20
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：	240	电源：	2.5/3.3 V
认证状态：	Not Qualified	最大接收延迟：	0.265 ns
座面最大高度：	1 mm	子类别：	Line Driver or Receivers
最大压摆率：	55 mA	最大供电电压：	3.8 V
最小供电电压：	2.375 V	标称供电电压：	2.5 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn90Pb10)	端子形式：	NO LEAD
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	3 mm
Base Number Matches：	1

NB4L16MMNR2 数据手册

NB4L16M

2.5V/3.3V, 5 Gb/s Multi Level

Clock/Data Input to CML

Driver / Receiver / Buffer/

Translator with Internal

Termination

http://onsemi.com

MARKING

DIAGRAM*

Description

The NB4L16M is a differential driver/receiver/buffer/translator

which can accept LVPECL, LVDS, CML, HSTL, LVCMOS/LVTTL

and produce 400 mV CML output. The device is capable of receiving,

buffering, and translating a clock or data signal that is as small as

75 mV operating up to 3.5 GHz or 5.0 Gb/s, respectively. As such, it is

ideal for SONET, GigE, Fiber Channel and backplane applications

(see Table 6 and Figures 20, 21 22, and 23).

Differential inputs incorporate internal 50 W termination resistors

and accept LVPECL (Positive ECL), LVTTL/LVCMOS, CML, HSTL

or LVDS. The differential 16 mA CML output provides matching

internal 50 W termination, and 400 mV output swing when externally

NB4L

16M

ALYWG

QFN−16

MN SUFFIX

CASE 485G

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

receiver terminated, 50 W to V

(see Figure 19). These features

(Note: Microdot may be in either location)

provide transmission line termination on chip, at the receiver and

driver end, eliminating any use of additional external components.

*For additional marking information, refer to

Application Note AND8002/D.

The V , an internally generated voltage supply, is available to this

device only. For single−ended input configuration, the unused

complementary differential input is connected to V as a switching

reference voltage. The V

reference output can be used also to

re−bias capacitor coupled differential or single−ended output signals.

For the capacitor coupled input signals, V should be connected to

the V pin and bypassed to ground with a 0.01 mF capacitor. When

50 W

not used V should be left open.

This device is housed in a 3x3 mm 16 pin QFN package.

Application notes, models, and support documentation are available at

www.onsemi.com.

50 W

Features

• Maximum Input Clock Frequency up to 3.5 GHz

• Maximum Input Data Rate up to 5.0 Gb/s

• < 0.7 ps Maximum Clock RMS Jitter

• < 10 ps Maximum Data Dependent Jitter at 2.5 Gb/s

• 220 ps Typical Propagation Delay

• 60 ps Typical Rise and Fall Times

• CML Output with Operating Range:

Figure 1. Functional Block Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 11 of this data sheet.

= 2.375 V to 3.6 V with V = 0 V

• CML Output Level (400 mV Peak−to−Peak Output),

Differential Output Only

• 50 W Internal Input and Output Termination Resistors

• Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP,

EP, and SG Devices

• Pb−Free Packages are Available

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

February, 2006 − Rev. 1

NB4L16M/D

12 3 4 5 6 7...12

中文翻译

下载PDF

NB4L16MMNR2 替代型号

型号	品牌	替代类型	描述	数据表
NB4L16MMNR2G	ONSEMI	完全替代	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMNG	ONSEMI	完全替代	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMN	ONSEMI	完全替代	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla

与NB4L16MMNR2相关器件

型号	品牌	获取价格	描述	数据表
NB4L16MMNR2G	ONSEMI	获取价格	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L339	ONSEMI	获取价格	3.3V 1:4 Clock Fanout Buffer
NB4L339_07	ONSEMI	获取价格	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider /
NB4L339_12	ONSEMI	获取价格	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator
NB4L339MNG	ONSEMI	获取价格	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider /
NB4L339MNR2G	ONSEMI	获取价格	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider /
NB4L339MNR4G	ONSEMI	获取价格	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator
NB4L52	ONSEMI	获取价格	2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi-Level Inputs to LVP
NB4L52_07	ONSEMI	获取价格	2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi-Level Inputs to LVP
NB4L52MNG	ONSEMI	获取价格	2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi-Level Inputs to LVP

与NB4L16MMNR2相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

NB4L16MMNR2

NB4L16MMNR2 技术参数

NB4L16MMNR2 数据手册

NB4L16MMNR2 替代型号

与NB4L16MMNR2相关器件

与NB4L16MMNR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NB4L16MMNR2

NB4L16MMNR2 技术参数

NB4L16MMNR2 数据手册

NB4L16MMNR2 替代型号

与NB4L16MMNR2相关器件

与NB4L16MMNR2相关文章

您还可以找

您在本页遇到什么问题？