NB4L6254D

更新时间： 2024-09-28 03:46:59

品牌	Logo	应用领域
安森美 - ONSEMI		时钟
页数	文件大小	规格书
9页	137K
描述
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NB4L6254D 数据手册

NB4L6254

2.5V / 3.3V Differential

LVPECL 2x2 Clock Switch

and Low Skew Fanout

Buffer

http://onsemi.com

MARKING

Description

The NB4L6254 is a differential 2x2 clock switch and drives

precisely aligned clock signals through its LVPECL fanout buffers. It

employs a fully differential architecture with bipolar technology,

offers superior digital signal characteristics, has very low clock output

skew and supports clock frequencies from DC up to 3.0 GHz.

The NB4L6254 is designed for the most demanding, skew critical

differential clock distribution systems. Typical applications for the

NB4L6254 are clock distribution, switching and data loopback

systems of high−performance computer, networking and

telecommunication systems, as well as on−board clocking of OC−3,

OC−12 and OC−48 communication systems. In addition, the

NB4L6254 can be configured as a single 1:6 or dual 1:3 LVPECL

fanout buffer.

DIAGRAM*

NB4L

6254

AWLYYWWG

LQFP−32

FA SUFFIX

CASE 873A

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

The NB4L6254 can be operated from a single 3.3 V or 2.5 V power

supply.

*For additional marking information, refer to

Application Note AND8002/D.

Features

• Maximum Clock Input Frequency, 3 GHz

• Maximum Input Data Rate, 3 Gb/s

Bank A

QA0

CLK0

QA1

QA2

• Differential LVPECL Inputs and Outputs

• Low Output Skew: 50 ps Maximum Output−to−Output Skew

• Synchronous Output Enable Eliminating Output Runt Pulse

Generation and Metastability

Bank B

QB0

QB1

QB2

CLK1

• Operating Range: Single 3.3 V or 2.5 V Supply

= 2.375 V to 3.465 V

• LVCMOS Compatible Control Inputs

• Packaged in LQFP−32

• Fully Differential Architecture

• −40°C to 85°C Ambient Operating Temperature

• These are Pb−Free Devices*

SEL0

SEL1

OEA

OEB

Figure 1. Functional Block Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 7 of this data sheet.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

August, 2006 − Rev. 1

NB4L6254/D

12 3 4 5 6 7...9

中文翻译

下载PDF

与NB4L6254D相关器件

型号	品牌	获取价格	描述	数据表
NB4L6254FAG	ONSEMI	获取价格	2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L6254FAG	ROCHESTER	获取价格	4L SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD FRE
NB4L6254FAR2G	ONSEMI	获取价格	2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L6254MNG	ONSEMI	获取价格	2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L6254MNR4G	ONSEMI	获取价格	2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L7210	ONSEMI	获取价格	2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects
NB4L7210MNG	ONSEMI	获取价格	2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects
NB4L7210MNTXG	ONSEMI	获取价格	2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects
NB4L858M	ONSEMI	获取价格	2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and In
NB4L858MFAG	ONSEMI	获取价格	2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and In

与NB4L6254D相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

22
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

18
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

31

产品中心

服务支持

精选活动

关于我们

帮助中心

NB4L6254D

NB4L6254D 数据手册

与NB4L6254D相关器件

与NB4L6254D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NB4L6254D

NB4L6254D 数据手册

与NB4L6254D相关器件

与NB4L6254D相关文章

您还可以找

您在本页遇到什么问题？