5秒后页面跳转
NB3W1900L_16 PDF预览

NB3W1900L_16

更新时间: 2024-11-27 01:08:43
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
20页 181K
描述
3.3 V 100/133 MHz Differential 1:19 HCSL-Compatible Push‐Pull Clock ZDB/Fanout Buffer

NB3W1900L_16 数据手册

 浏览型号NB3W1900L_16的Datasheet PDF文件第2页浏览型号NB3W1900L_16的Datasheet PDF文件第3页浏览型号NB3W1900L_16的Datasheet PDF文件第4页浏览型号NB3W1900L_16的Datasheet PDF文件第5页浏览型号NB3W1900L_16的Datasheet PDF文件第6页浏览型号NB3W1900L_16的Datasheet PDF文件第7页 
NB3W1900L  
3.3 V 100/133 MHz  
Differential 1:19  
HCSL-Compatible Push‐Pull  
Clock ZDB/Fanout Buffer for  
PCIe[  
www.onsemi.com  
Description  
The NB3W1900L differential clock buffers are designed to work in  
conjunction with a PCIe compliant source clock synthesizer to provide  
point-to-point clocks to multiple agents. The device is capable of  
1 72  
®
QFN72  
MN SUFFIX  
CASE 485DK  
distributing the reference clocks for Intel QuickPath Interconnect  
(Intel QPI), PCIe Gen1/Gen2/Gen3.The NB3W1900L internal PLL is  
optimized to support 100ꢀMHz and 133 MHz frequency operation.  
The NB3W1900L is developed with the low-power NMOS Push-Pull  
buffer type.  
MARKING DIAGRAM  
1
Features  
19 Low Power Differential Clock Output Pairs @ 0.7 V  
Output-to-Output Skew Performance: < 85 ps  
Cycle-to-Cycle Jitter (PLL Mode): < 50ps  
NB3W  
1900L  
AWLYYWWG  
Low Phase Jitter (Intel QPI, PCIe Gen 2/Gen 3 Phase Jitter  
Compliant)  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb-Free Package  
Input-to-Output Delay Variation: < 50 ps  
Fixed-Feedback for Lowest Input-to-Output Delay Variation  
WL  
YY  
WW  
G
Spread Spectrum Compatible; Tracks Input Clock Spreading for Low  
EMI  
100 MHz and 133 MHz PLL Mode to Meet the Next Generation  
PCIe Gen2 / Gen 3 and Intel QPI Phase Jitter  
Individual OE Control via SMBus  
ORDERING INFORMATION  
See detailed ordering and shipping information on page 19 of  
this data sheet.  
Low-Power NMOS Push-Pull HCSL−Compatible Outputs  
PLL Configurable for PLL Mode or Bypass Mode  
(Fanout Operation)  
SMBus Address Configurable to Allow Multiple Buffers in a Single  
Control Network  
Programmable PLL Bandwidth  
Two Tri-level Addresses Selection (Nine SMBus Addresses)  
QFN 72-pin Package, 10 mm × 10 mm  
These are Pb-Free Devices  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
July, 2016 − Rev. 1  
NB3W1900L/D  

与NB3W1900L_16相关器件

型号 品牌 获取价格 描述 数据表
NB3W1900L_18 ONSEMI

获取价格

Differential 1:19 HCSL-Compatible Push‐Pull
NB3W1900LMNG ONSEMI

获取价格

Differential 1:19 HCSL-Compatible Push‐Pull
NB3W1900LMNTXG ONSEMI

获取价格

Differential 1:19 HCSL-Compatible Push‐Pull
NB3W800L ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB3W800L_16 ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB3W800L_17 ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB3W800LMNG ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB3W800LMNTWG ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB3W800LMNTXG ONSEMI

获取价格

Differential 1:8 HCSLCompatible Push-Pull Clock
NB4 GLENAIR

获取价格

Military Standard Connector Index