5秒后页面跳转
NB3W800LMNTXG PDF预览

NB3W800LMNTXG

更新时间: 2024-09-29 01:05:47
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
17页 152K
描述
Differential 1:8 HCSLCompatible Push-Pull Clock

NB3W800LMNTXG 数据手册

 浏览型号NB3W800LMNTXG的Datasheet PDF文件第2页浏览型号NB3W800LMNTXG的Datasheet PDF文件第3页浏览型号NB3W800LMNTXG的Datasheet PDF文件第4页浏览型号NB3W800LMNTXG的Datasheet PDF文件第5页浏览型号NB3W800LMNTXG的Datasheet PDF文件第6页浏览型号NB3W800LMNTXG的Datasheet PDF文件第7页 
NB3W800L  
3.3 V 100/133 MHz  
Differential 1:8 HCSL-  
Compatible Push-Pull Clock  
ZDB/Fanout Buffer for PCIe)  
www.onsemi.com  
Description  
MARKING  
DIAGRAM  
The NB3W800L is a low−power 8−output differential buffer that  
meets all the performance requirements of the DB800ZL  
specification. The NB3W800L is capable of distributing the reference  
1
®
clocks for Intel QuickPath Interconnect (Intel QPI), PCIe  
Gen1/Gen2/Gen3, SAS, SATA, and Intel Scalable Memory Interconnect  
(Intel SMI) applications. A fixed, internal feedback path maintains low  
drift for critical QPI applications.  
NB3W800L  
AWLYYWWG  
1
48  
CASE 485DP  
Features  
NB3W800L = Specific Device Code  
8 Differential Clock Output Pairs @ 0.7 V  
Low−power NMOS Push−pull HCSL Compatible Outputs  
Cycle−to−cycle Jitter <50 ps  
A
= Assembly Location  
= Wafer Lot  
WL  
YY  
WW  
G
= Year  
= Work Week  
= Pb−Free Package  
Output−to−output Skew <50 ps  
Input−to−output Delay Variation <100 ps  
PCIe Gen3 Phase Jitter <1.0 ps RMS  
QPI 9.6GT/s 12UI Phase Jitter <0.2 ps RMS  
Pseudo−External Fixed Feedback for Lowest Input−to−output Delay  
ORDERING INFORMATION  
Device  
Package  
Shipping  
490 / Tray  
NB3W800LMNG  
QFN48  
Individual OE Control; Hardware Control of Each Output  
(Pb−Free)  
PLL Configurable for PLL Mode or Bypass Mode (Fanout  
NB3W800LMNTXG  
NB3W800LMNTWG  
QFN48  
(Pb−Free)  
2500 / Tape &  
Reel  
Operation)  
100 MHz or 133 MHz PLL Mode Operation; Supports PCIe and QPI  
QFN48  
(Pb−Free)  
2500 / Tape &  
Reel  
Applications  
Selectable PLL Bandwidth; Minimizes Jitter Peaking in Downstream  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specification  
Brochure, BRD8011/D.  
PLL’s  
SMBus Programmable Configurations  
Spread Spectrum Compatible; Tracks Input Clock Spreading for Low  
EMI  
These are Pb−Free Devices  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
July, 2016 − Rev. 2  
NB3W800L/D  

与NB3W800LMNTXG相关器件

型号 品牌 获取价格 描述 数据表
NB4 GLENAIR

获取价格

Military Standard Connector Index
NB4FAAH0-0-B ETC

获取价格

N e u t r i k ® P a r t N u m b e r G u i d
NB4FAH0-0-B ETC

获取价格

N e u t r i k ® P a r t N u m b e r G u i d
NB4FBH0-0-B ETC

获取价格

N e u t r i k ® P a r t N u m b e r G u i d
NB4L16M ONSEMI

获取价格

2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMN ONSEMI

获取价格

2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMNG ONSEMI

获取价格

2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMNR2 ONSEMI

获取价格

2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L16MMNR2G ONSEMI

获取价格

2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Transla
NB4L339 ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer