Datasheet > MPC9653AAC

MPC9653AAC

更新时间： 2024-11-12 19:36:03

品牌	Logo	应用领域
艾迪悌 - IDT		驱动逻辑集成电路
页数	文件大小	规格书
12页	405K
描述
PLL Based Clock Driver, 9653 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, LEAD FREE, LQFP-32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC9653AAC 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP-32	针数：	32
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.75
JESD-609代码：	e3	湿度敏感等级：	3
端子面层：	Matte Tin (Sn) - annealed	Base Number Matches：	1

MPC9653AAC 数据手册

3.3 V 1:8 LVCMOS PLL Clock Generator

MPC9653A

NRND

DATASHEET

NRND – Not Recommend for New Designs

The MPC9653A is a 3.3 V compatible, 1:8 PLL based clock generator and

zero-delay buffer targeted for high performance low-skew clock distribution in

mid-range to high-performance telecom, networking and computing applications.

With output frequencies up to 125 MHz and output skews less than 150 ps the

device meets the needs of the most demanding clock applications.

MPC9653A

Features

•

1:8 PLL based low-voltage clock generator

Supports zero-delay operation

LOW VOLTAGE

3.3 V LVCMOS 1:8

PLL CLOCK GENERATOR

3.3 V power supply

Generates clock signals up to 125 MHz

PLL guaranteed to lock down to 145 MHz, output frequency = 36.25 MHz

Maximum output skew of 150 ps

Differential LVPECL reference clock input

External PLL feedback

Drives up to 16 clock lines

FA SUFFIX

32-LEAD LQFP PACKAGE

CASE 873A-03

32-lead LQFP packaging

32-lead Pb-free Package Available

Ambient temperature range 0C to +70C

Pin and function compatible to the MPC953 and MPC9653

NRND – Not Recommend for New Designs

AC SUFFIX

32-LEAD LQFP PACKAGE

Pb-FREE PACKAGE

CASE 873A-03

The MPC9653A utilizes PLL technology to frequency lock its outputs onto an

input reference clock. Normal operation of the MPC9653A requires the connec-

tion of the QFB output to the feedback input to close the PLL feedback path (ex-

ternal feedback). With the PLL locked, the output frequency is equal to the

reference frequency of the device and VCO_SEL selects the operating frequency range of 25 to 62.5 MHz or 50 to 125 MHz. The

two available post-PLL dividers selected by VCO_SEL (divide-by-4 or divide-by-8) and the reference clock frequency determine

the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9653A is running

at either 4x or 8x of the reference clock frequency. The MPC9653A is guaranteed to lock in a low power PLL mode in the high

frequency range (VCO_SEL = 0) down to PLL = 145 MHz or F_ref= 36.25 MHz.

The MPC9653A has a differential LVPECL reference input along with an external feedback input. The device is ideal for use

as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the se-

lected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL by-

pass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.

The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes

the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close

the phase locked loop, enabling the PLL to recover to normal operation.

The MPC9653A is fully 3.3 V compatible and requires no external loop filter components. The inputs (except PCLK) accept

LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50  transmission

lines. For series terminated transmission lines, each of the MPC9653A outputs can drive one or two traces giving the devices an

effective fanout of 1:16. The device is packaged in a 7x7 mm²32-lead LQFP package.

MPC9653A REVISION 4 JANUARY 8, 2013

12 3 4 5 6 7...12

中文翻译

下载PDF

与MPC9653AAC相关器件

型号	品牌	获取价格	描述	数据表
MPC9653AACR2	IDT	获取价格	PLL Based Clock Driver, 9653 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC9653AACR2	MOTOROLA	获取价格	Clock Driver, CMOS, PQFP32,
MPC9653AFA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, LQFP-32
MPC9653AFA	IDT	获取价格	PLL Based Clock Driver, 9653 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC9653FA	NXP	获取价格	IC,1:8 OUTPUT,CMOS,QFP,32PIN,PLASTIC
MPC9653FA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, LQFP-32
MPC9653FAR2	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, LQFP-32
MPC9658	MOTOROLA	获取价格	3.3V 1:10 LVCMOS PLL Clock Generator
MPC9658AC	NXP	获取价格	9658 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X
MPC9658ACR2	IDT	获取价格	PLL Based Clock Driver, 9658 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PQFP32

与MPC9653AAC相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

8
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9653AAC

MPC9653AAC 技术参数

MPC9653AAC 数据手册

与MPC9653AAC相关器件

与MPC9653AAC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9653AAC

MPC9653AAC 技术参数

MPC9653AAC 数据手册

与MPC9653AAC相关器件

与MPC9653AAC相关文章

您还可以找

您在本页遇到什么问题？