5秒后页面跳转
M74HC73M1R PDF预览

M74HC73M1R

更新时间: 2024-11-01 22:57:55
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器
页数 文件大小 规格书
11页 249K
描述
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M74HC73M1R 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.26
其他特性:MASTER SLAVE OPERATION系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP最大频率@ Nom-Sup:20000000 Hz
最大I(ol):0.004 A湿度敏感等级:1
位数:2功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:3.9 mm最小 fmax:24 MHz

M74HC73M1R 数据手册

 浏览型号M74HC73M1R的Datasheet PDF文件第2页浏览型号M74HC73M1R的Datasheet PDF文件第3页浏览型号M74HC73M1R的Datasheet PDF文件第4页浏览型号M74HC73M1R的Datasheet PDF文件第5页浏览型号M74HC73M1R的Datasheet PDF文件第6页浏览型号M74HC73M1R的Datasheet PDF文件第7页 
M54HC73  
M74HC73  
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR  
.
.
.
.
.
.
.
.
HIGH SPEED  
fMAX = 75 MHz (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
ICC = 2 µA (MAX.) AT TA = 25 °C  
HIGH NOISE IMMUNITY  
VNIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
IOH = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
WIDE OPERATING VOLTAGE RANGE  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
VCC (OPR) = 2 V TO 6 V  
PIN AND FUNCTION COMPATIBLE WITH  
54/74LS73  
ORDER CODES :  
M54HC73F1R  
M74HC73B1R  
M74HC73M1R  
M74HC73C1R  
PIN CONNECTIONS (top view)  
DESCRIPTION  
The M54/74HC73 is a high speed CMOSDUAL J-K  
FLIP FLOP WITH CLEAR fabricated in silicon gate  
C2MOS technology. It has the same highspeed per-  
formance of LSTTL combined with true CMOS low  
power consumption. Depending on the logic level  
applied to J and K inputs, this device changes state  
on the negative going transition of clock input pulse  
(CK). The clear function is accomplished inde-  
pendentlyof the clock condition when the clearinput  
(CLR) is taken low. All inputs are equipped with pro-  
tectioncircuits against static discharge and transient  
excess voltage.  
INPUT AND OUTPUT EQUIVALENT CIRCUIT  
NC =  
No Internal  
Connection  
October 1992  
1/11  

与M74HC73M1R相关器件

型号 品牌 获取价格 描述 数据表
M74HC73RM13TR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC73TTR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC74 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74-1 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74B1 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74B1N STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLAS
M74HC74B1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74C1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74M1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, MICR
M74HC74M1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR