5秒后页面跳转
M74HC73RM13TR PDF预览

M74HC73RM13TR

更新时间: 2024-11-01 22:14:43
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 326K
描述
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M74HC73RM13TR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP-14针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.25Is Samacsys:N
其他特性:MASTER SLAVE OPERATION系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP最大频率@ Nom-Sup:20000000 Hz
最大I(ol):0.004 A湿度敏感等级:1
位数:2功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40触发器类型:NEGATIVE EDGE
宽度:3.9 mm最小 fmax:24 MHz
Base Number Matches:1

M74HC73RM13TR 数据手册

 浏览型号M74HC73RM13TR的Datasheet PDF文件第2页浏览型号M74HC73RM13TR的Datasheet PDF文件第3页浏览型号M74HC73RM13TR的Datasheet PDF文件第4页浏览型号M74HC73RM13TR的Datasheet PDF文件第5页浏览型号M74HC73RM13TR的Datasheet PDF文件第6页浏览型号M74HC73RM13TR的Datasheet PDF文件第7页 
M74HC73  
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED :  
= 80MHz (TYP.) at V = 6V  
f
MAX  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28 % V (MIN.)  
V
NIH  
NIL  
CC  
DIP  
SOP  
TSSOP  
T & R  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PACKAGE  
PLH  
PHL  
WIDE OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 6V  
TUBE  
V
CC  
DIP  
SOP  
M74HC73B1R  
M74HC73M1R  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 73  
M74HC73RM13TR  
M74HC73TTR  
TSSOP  
DESCRIPTION  
The M74HC73 is an high speed CMOS DUAL J-K  
FLIP FLOP WITH CLEAR fabricated with silicon  
gate C MOS technology.  
clear function is accomplished independently of  
the clock condition when the clear input (CLR) is  
taken low.  
2
Depending on the logic level applied to J and K  
inputs, this device changes state on the negative  
going transition of clock input pulse (CK). The  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
August 2001  
1/11  

M74HC73RM13TR 替代型号

型号 品牌 替代类型 描述 数据表
M74HC107M1R STMICROELECTRONICS

完全替代

DUAL J-K FLIP FLOP WITH CLEAR
CD74HC73M96 TI

功能相似

Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73M TI

功能相似

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

与M74HC73RM13TR相关器件

型号 品牌 获取价格 描述 数据表
M74HC73TTR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC74 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74-1 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74B1 STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74B1N STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLAS
M74HC74B1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74C1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74M1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, MICR
M74HC74M1R STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HC74RM13TR STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR