5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IS61NVVP25672-200BI
IS61NVVP25672-200BI PDF预览

IS61NVVP25672-200BI

更新时间： 2024-11-18 03:18:43
品牌 Logo 应用领域
美国芯成 - ISSI 存储内存集成电路静态存储器
页数 文件大小 规格书
29页 161K
描述
256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM

阅读下载

中文翻译

获取价格

IS61NVVP25672-200BI 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209针数：209
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.92
Is Samacsys：N最长访问时间：3 ns
其他特性：PIPELINED ARCHITECTUREJESD-30 代码：R-PBGA-B209
JESD-609代码：e0长度：22 mm
内存密度：18874368 bit内存集成电路类型：ZBT SRAM
内存宽度：72功能数量：1
端子数量：209字数：262144 words
字数代码：256000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：256KX72封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：1.75 mm最大供电电压 (Vsup)：1.89 V
最小供电电压 (Vsup)：1.71 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：14 mmBase Number Matches：1

IS61NVVP25672-200BI 数据手册

 浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第2页浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第3页浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第4页浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第5页浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第6页浏览型号IS61NVVP25672-200BI的Datasheet PDF文件第7页 
®
IS61NVVP25672  
IS61NVVP51236  
ISSI  
ADVANCE INFORMATION  
JULY 2002  
256K x 72 and 512K x 36, 18Mb  
PIPELINE 'NO WAIT' STATE BUS SRAM  
FEATURES  
DESCRIPTION  
The 16 Meg 'NVVP' product family feature high-speed,  
low-power synchronous static RAMs designed to provide  
a burstable, high-performance, 'no wait' state, device for  
network and communications customers. They are  
organized as 256K words by 72 bits, 512K words  
by 36 bits and are fabricated with ISSI's advanced CMOS  
technology.  
• 100 percent bus utilization  
• No wait cycles between Read and Write  
• Internal self-timed write cycle  
• Individual Byte Write Control  
• Single R/W (Read/Write) control pin  
• Clock controlled, registered address,  
data and control  
Incorporating a 'no wait' state feature, wait cycles are  
eliminated when the bus switches from read to write, or  
write to read. This device integrates a 2-bit burst counter,  
high-speed SRAM core, and high-drive capability outputs  
into a single monolithic circuit.  
• Interleaved or linear burst sequence control  
using MODE input  
• Power Down mode  
Allsynchronousinputspassthroughregistersarecontrolled  
byapositive-edge-triggeredsingleclockinput.Operations  
may be suspended and all synchronous inputs ignored  
when Clock Enable, CKE is HIGH. In this state the internal  
device will hold their previous values.  
• Common data inputs and data outputs  
• CKE pin to enable clock and suspend operation  
• JEDEC 119-ball PBGA (x36) and  
209-ball (x72) PBGA packages  
All Read, Write and Deselect cycles are initiated by the  
ADV input. When the ADV is HIGH the internal burst  
counter is incremented. New external addresses can be  
loaded when ADV is LOW.  
• Single +1.8V (± 5%) power supply  
• JTAG Boundary Scan  
• Industrial temperature available  
Write cycles are internally self-timed and are initiated by  
the rising edge of the clock inputs and when WE is LOW.  
Separate byte enables allow individual bytes to be written.  
A burst mode pin (MODE) defines the order of the burst  
sequence.WhentiedHIGH,theinterleavedburstsequence  
is selected. When tied LOW, the linear burst sequence is  
selected.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
-250  
2.6  
4
-200  
3.2  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
ns  
Frequency  
250  
200  
MHz  
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time  
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to  
obtain the latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
ADVANCEDINFORMATION Rev. 00A  
1
07/17/02  
1234567...29

中文翻译

下载PDF

与IS61NVVP25672-200BI相关器件

型号 品牌 获取价格 描述 数据表
IS61NVVP25672-250B ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP25672-250BI ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP409618B ISSI

获取价格

 		100 percent bus utilization
IS61NVVP51236 ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP51236-200B ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP51236-200BI ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP51236-250B ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVVP51236-250BI ISSI

获取价格

 		256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NW6432 ICSI

获取价格

 		64K x 32 SYNCHRONOUS STATIC RAM WITH NO-WAIT STATE BUS FEATURE
IS61NW6432-5PQ ICSI

获取价格

 		64K x 32 SYNCHRONOUS STATIC RAM WITH NO-WAIT STATE BUS FEATURE

与IS61NVVP25672-200BI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证