5秒后页面跳转
ICS86004BGLFT PDF预览

ICS86004BGLFT

更新时间: 2024-01-19 15:10:27
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
13页 1380K
描述
PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16

ICS86004BGLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:4.40 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.21
其他特性:ALSO OPERATES AT 3.3V SUPPLY系列:86004
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:4
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2.5/3.3 VProp。Delay @ Nom-Sup:6.5 ns
传播延迟(tpd):6.5 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.065 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
最小 fmax:31.25 MHzBase Number Matches:1

ICS86004BGLFT 数据手册

 浏览型号ICS86004BGLFT的Datasheet PDF文件第1页浏览型号ICS86004BGLFT的Datasheet PDF文件第3页浏览型号ICS86004BGLFT的Datasheet PDF文件第4页浏览型号ICS86004BGLFT的Datasheet PDF文件第5页浏览型号ICS86004BGLFT的Datasheet PDF文件第6页浏览型号ICS86004BGLFT的Datasheet PDF文件第7页 
ICS86004  
15.625MHZ TO 62.5MHZ, 1:4 LVCMOS/LVTTL ZERO DELAY CLOCK BUFFER  
TABLE 1. PIN DESCRIPTIONS  
Number  
1, 3,  
13, 15  
Name  
Q1, Q0,  
Q3, Q2  
Type  
Output  
Description  
Clock outputs. 7typical output impedance. LVCMOS/LVTTL interface levels.  
2, 7, 14  
GND  
Power  
Power supply ground.  
Frequency range select input. See Table 3A and 3B.  
LVCMOS/LVTTL interface levels.  
4
F_SEL  
Input Pulldown  
Power  
5
6
8
VDD  
CLK  
VDDA  
Core supply pin.  
Input Pulldown LVCMOS/LVTTL clock input.  
Power  
Analog supply pin.  
Selects between the PLL and reference clock as input to the dividers.  
When LOW, selects the reference clock (PLL Bypass). When HIGH,  
selects PLL (PLL Enabled). LVCMOS/LVTTL interface levels.  
9
PLL_SEL Input  
Pullup  
Feedback input to phase detector for regenerating clocks with "zero delay".  
Connect to one of the outputs. LVCMOS/LVTTL interface levels.  
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset  
10  
FB_IN  
Input Pulldown  
11  
MR  
Input Pulldown causing the outputs to go low. When logic LOW, the internal dividers and the  
outputs are enabled. LVCMOS/LVTTL interface levels.  
12, 16  
VDDO  
Power  
Output supply pins.  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
TABLE 2. PIN CHARACTERISTICS  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum Units  
Input Capacitance  
Input Pullup Resistor  
4
pF  
k  
kΩ  
RPULLUP  
51  
51  
RPULLDOWN Input Pulldown Resistor  
VDD, VDDA, VDDO = 3.465V  
23  
17  
12  
pF  
pF  
CPD  
Power Dissipation Capacitance  
(per output)  
V
DD, VDDA, VDDO = 2.625V  
3.3V 5%  
ROUT  
Output Impedance  
5
7
TABLE 3A. CONTROL INPUT FUNCTION TABLE, PLL_SEL = 1  
TABLE 3B. CONTROL INPUT FUNCTION TABLE, PLL_SEL = 0  
Input/Output  
Input  
Input  
Output  
F_SEL  
Frequency Range (MHz)  
F_SEL  
Minimum  
31.25  
Maximum  
62.5  
0
1
Ref ÷8  
0
1
Ref ÷16  
15.625  
31.25  
IDT/ ICSLVCMOS/LVTTL ZERO DELAY CLOCK BUFFER  
2
ICS86004 REV B JUNE 21, 2006  

与ICS86004BGLFT相关器件

型号 品牌 描述 获取价格 数据表
ICS86004BGT IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01 IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01LF IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01LFT IDT 暂无描述

获取价格

ICS86004G-01T IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS8602 ICSI ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL

获取价格