5秒后页面跳转
ICS8624AYT PDF预览

ICS8624AYT

更新时间: 2024-11-07 13:08:35
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 177K
描述
Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026, LQFP-32

ICS8624AYT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:QFP
包装说明:LQFP, QFP32,.35SQ,32针数:32
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.35输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
长度:7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:32实输出次数:5
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8,3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.05 ns
座面最大高度:1.6 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
Base Number Matches:1

ICS8624AYT 数据手册

 浏览型号ICS8624AYT的Datasheet PDF文件第2页浏览型号ICS8624AYT的Datasheet PDF文件第3页浏览型号ICS8624AYT的Datasheet PDF文件第4页浏览型号ICS8624AYT的Datasheet PDF文件第5页浏览型号ICS8624AYT的Datasheet PDF文件第6页浏览型号ICS8624AYT的Datasheet PDF文件第7页 
ICS8624I  
LOW SKEW, 1-TO-5  
DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER  
GENERAL DESCRIPTION  
FEATURES  
The ICS8624I is  
a
high performance, 1-to-5  
Fully integrated PLL  
Differential-to-HSTL zero delay buffer. The ICS8624I  
has two selectable clock input pairs. The CLK0,  
nCLK0 and CLK1, nCLK1 pair can accept most standard  
differential input levels. The VCO operates at a frequency  
range of 250MHz to 630MHz. Utilizing one of the outputs  
as feedback to the PLL, output frequencies up to 630MHz  
can be regenerated with zero delay with respect to the  
input. Dual reference clock inputs support reduntant clock  
or multiple reference applications..  
Five differential HSTL compatible outputs  
Selectable differential CLKx, nCLKx input pairs  
CLKx, nCLKx pairs can accept the following differential  
input levels: LVPECL, LVDS, HSTL, SSTL, HCSL  
Output frequency range: 31.25MHz to 630MHz  
Input frequency range: 31.25MHz to 630MHz  
VCO range: 250MHz to 630MHz  
External feedback for “zero delay” clock regeneration  
Cycle-to-cycle jitter: 35ps (maximum)  
Output skew: 50ps (maximum)  
Static phase offset: 30ps 125ps  
3.3V core, 1.8V output operating supply  
-40°C to 85°C ambient operating temperature  
Available in both standard and lead-free RoHS-compliant  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
Q0  
nQ0  
PLL_SEL  
Q1  
nQ1  
÷4, ÷8  
0
1
32 31 30 29 28 27 26 25  
CLK0  
nCLK0  
Q2  
nQ2  
0
1
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
SEL0  
SEL1  
VDDO  
Q3  
CLK1  
nCLK1  
Q3  
nQ3  
CLK0  
nQ3  
Q2  
PLL  
nCLK0  
CLK1  
Q4  
nQ4  
CLK_SEL  
ICS8624I  
nQ2  
Q1  
nCLK1  
CLK_SEL  
MR  
FB_IN  
nFB_IN  
nQ1  
VDDO  
9
10 11 12 13 14 15 16  
SEL0  
SEL1  
MR  
32-Lead LQFP  
7mm x 7mm x 1.4mm body package  
Y Package  
TopView  
8624BYI  
www.idt.com  
REV.C JULY 30, 2010  
1

与ICS8624AYT相关器件

型号 品牌 获取价格 描述 数据表
ICS8624BY IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYI IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYILF IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYILFT IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYIT IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYLF ICSI

获取价格

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8624BYLFT ICSI

获取价格

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8624BYT ICSI

获取价格

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8624I IDT

获取价格

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8633AF-01 IDT

获取价格

PLL Based Clock Driver, 8633 Series, 3 True Output(s), 0 Inverted Output(s), PDSO28, 5.30