Datasheet > ICS8624

ICS8624

更新时间： 2024-09-16 22:55:27

品牌	Logo	应用领域
矽成 - ICSI		/
页数	文件大小	规格书
16页	288K
描述
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS8624 数据手册

ICS8624

Integrated

Circuit

Systems, Inc.

SKEW, 1-TO-5

IFFERENTIAL

TO-HSTL ZERO

DELAY

BUFFER

GENERAL DESCRIPTION

FEATURES

The ICS8624 is a high performance, 1-to-5

• Fully integrated PLL

ICS

Differential-to-HSTL zero delay buffer and

a member of the HiPerClockS™ family of High

Performance Clock Solutions from ICS. The

ICS8624 has two selectable clock input pairs.

• 5 differential HSTL outputs

HiPerClockS™

• Selectable differential CLKx, nCLKx input pairs

• CLKx, nCLKx pairs can accept the following differential

input levels: LVPECL, LVDS, HSTL, SSTL, HCSL

The CLK0, nCLK0 and CLK1, nCLK1 pair can accept most

standard differential input levels.The VCO operates at a fre-

quency range of 250MHz to 700MHz. Utilizing one of the

outputs as feedback to the PLL, output frequencies up to

700MHz can be regenerated with zero delay with respect to

the input. Dual reference clock inputs support redundant clock

or multiple reference applications.

• Output frequency range: 31.25MHz to 700MHz

• Input frequency range: 31.25MHz to 700MHz

• VCO range: 250MHz to 700MHz

• External feedback for “zero delay” clock regeneration

• Cycle-to-cycle jitter: 25ps (maximum)

• Output skew: 25ps (maximum)

• Static phase offset: 100ps

• 3.3V core, 1.8V output operating supply

• 0°C to 70°C ambient operating temperature

• Lead-Free package available

• Industrial temperature information available upon request

BLOCK DIAGRAM

PIN ASSIGNMENT

nQ0

PLL_SEL

nQ1

÷4, ÷8

32 31 30 29 28 27 26 25

CLK0

nCLK0

nQ2

SEL0

SEL1

V^DDO

CLK1

nCLK1

nQ3

CLK0

nQ3

PLL

nCLK0

CLK1

nQ4

CLK_SEL

ICS8624

nQ2

nCLK1

CLK_SEL

FB_IN

nFB_IN

nQ1

V^DDO

10 11 12 13 14 15 16

SEL0

SEL1

32-Lead LQFP

7mm x 7mm x 1.4mm body package

Y Package

TopView

8624BY

www.icst.com/products/hiperclocks.html

REV. C JUNE 15, 2004

12 3 4 5 6 7...16

中文翻译

下载PDF

与ICS8624相关器件

型号	品牌	获取价格	描述	数据表
ICS8624AYLF	IDT	获取价格	暂无描述
ICS8624AYLFT	IDT	获取价格	Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM H
ICS8624AYT	IDT	获取价格	Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.4
ICS8624BY	IDT	获取价格	PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYI	IDT	获取价格	PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYILF	IDT	获取价格	PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYILFT	IDT	获取价格	PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYIT	IDT	获取价格	PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8624BYLF	ICSI	获取价格	LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8624BYLFT	ICSI	获取价格	LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER