5秒后页面跳转
ICS8602BT PDF预览

ICS8602BT

更新时间: 2024-11-06 22:55:27
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
10页 149K
描述
ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL

ICS8602BT 数据手册

 浏览型号ICS8602BT的Datasheet PDF文件第2页浏览型号ICS8602BT的Datasheet PDF文件第3页浏览型号ICS8602BT的Datasheet PDF文件第4页浏览型号ICS8602BT的Datasheet PDF文件第5页浏览型号ICS8602BT的Datasheet PDF文件第6页浏览型号ICS8602BT的Datasheet PDF文件第7页 
PRELIMINARY  
ICS8602  
Integrated  
Circuit  
Systems, Incꢀ  
ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL  
CLOCK GENERATOR  
GENERAL DESCRIPTION  
FEATURES  
The ICS8602 is a high performance, low skew,  
Fully integrated PLL  
,&6  
1-to-9 Differential-to-LVCMOS/LVTTL Zero De-  
9 LVCMOS/LVTTL outputs, 7typical output impedance  
HiPerClockS™  
lay Buffer and a member of the HiPerClockS™  
family of High Performance Clocks Solutions  
from ICS. The CLK, nCLK pair can accept most  
CLK, nCLK pair can accept the following differential  
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL  
standard differential input levels. The VCO operates at a fre-  
quency range of 250MHz to 500MHz. The external feedback  
allows the device to achieve “zero delay” between the input  
clock and the output clocks. The device is designed only for  
1:1 input/output frequency ratios. The output divider allows a  
wide input/output frequency range with the 250MHz to  
500MHz VCO. The PLL_SEL pin can be used to bypass the  
PLL for system test and debug purposes. In bypass mode,  
the reference clock is routed around the PLL and into the in-  
ternal output dividers.The low impedance LVCMOS/LVTTL out-  
puts are designed to drive 50series or parallel terminated  
transmission lines. The effective fanout can be doubled by  
utilizing the ability of the outputs to drive two series termi-  
nated lines. The differential reference clock input will accept  
any differential signal levels.  
Output frequency range: 15.625MHz to 250MHz  
Input frequency range: 15.625MHz to 250MHz  
• VCO range: 250MHz to 500MHz  
• External feedback for “zero delay” clock regeneration  
with configurable frequencies  
• Cycle-to-cycle jitter: 36ps (typical)  
• Output skew: 125ps (maximum)  
• Static Phase Offset: TBD±100ps (typical)  
• 3.3V supply voltage  
• 0°C to 70°C ambient operating temperature  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
Q0  
SEL0  
SEL1  
32 31 30 29 28 27 26 25  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
VDDA  
VDD  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
VDDO  
Q5  
CLK  
GND  
Q4  
÷2  
÷4  
÷8  
÷16  
0
1
nCLK  
CLK  
ICS8602  
GND  
VDDO  
Q3  
nCLK  
PLL  
DIV_SEL0  
DIV_SEL1  
GND  
MR/nOE  
GND  
FB_IN  
9
10 11 12 13 14 15 16  
PLL_SEL  
MR/nOE  
32-Lead LQFP  
7mm x 7mm x 1.4mm package body  
Y Package  
Top View  
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
8602BY  
www.icst.com/products/hiperclocks.html  
REV. F APRIL 16, 2003  
1

与ICS8602BT相关器件

型号 品牌 获取价格 描述 数据表
ICS8602BY IDT

获取价格

PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.
ICS8602BYLF IDT

获取价格

PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8602BYLFT IDT

获取价格

PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8602BYT ICSI

获取价格

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL
ICS8602Y IDT

获取价格

Low Skew Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM H
ICS8602YLF IDT

获取价格

Low Skew Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM H
ICS8602YLFT IDT

获取价格

Low Skew Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM H
ICS8624 ICSI

获取价格

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8624AYLF IDT

获取价格

暂无描述
ICS8624AYLFT IDT

获取价格

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM H