5秒后页面跳转
DS90CF386SLCX PDF预览

DS90CF386SLCX

更新时间: 2024-09-14 21:16:03
品牌 Logo 应用领域
美国国家半导体 - NSC 接口集成电路
页数 文件大小 规格书
16页 394K
描述
IC QUAD LINE RECEIVER, PBGA64, 0.80 MM PITCH, FBGA-64, Line Driver or Receiver

DS90CF386SLCX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:0.80 MM PITCH, FBGA-64Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.29输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:EIA-644; TIA-644
JESD-30 代码:S-PBGA-B64JESD-609代码:e0
长度:8 mm湿度敏感等级:3
功能数量:4端子数量:64
最高工作温度:70 °C最低工作温度:-10 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA64,8X8,32封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):235
电源:3.3 V认证状态:Not Qualified
最大接收延迟:接收器位数:4
座面最大高度:1.5 mm子类别:Line Driver or Receivers
最大压摆率:135 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:8 mmBase Number Matches:1

DS90CF386SLCX 数据手册

 浏览型号DS90CF386SLCX的Datasheet PDF文件第2页浏览型号DS90CF386SLCX的Datasheet PDF文件第3页浏览型号DS90CF386SLCX的Datasheet PDF文件第4页浏览型号DS90CF386SLCX的Datasheet PDF文件第5页浏览型号DS90CF386SLCX的Datasheet PDF文件第6页浏览型号DS90CF386SLCX的Datasheet PDF文件第7页 
May 2003  
DS90CF386/DS90CF366  
+3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD)  
Link—85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel  
Display (FPD) Link—85 MHz  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high speed TTL interfaces.  
General Description  
The DS90CF386 receiver converts the four LVDS data  
streams (Up to 2.38 Gbps throughput or 297.5 Megabytes/  
sec bandwidth) back into parallel 28 bits of CMOS/TTL data  
Features  
n 20 to 85 MHz shift clock support  
(24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL).  
Also available is the DS90CF366 that converts the three  
LVDS data streams (Up to 1.78 Gbps throughput or 223  
Megabytes/sec bandwidth) back into parallel 21 bits of  
CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync  
and DE). Both Receivers’ outputs are Falling edge strobe. A  
Rising edge or Falling edge strobe transmitter (DS90C385/  
DS90C365) will interoperate with a Falling edge strobe Re-  
ceiver without any translation logic.  
<
@
n Rx power consumption 142 mW (typ) 85MHz  
Grayscale  
n Rx Power-down mode 1.44 mW (max)  
<
>
>
n ESD rating 7 kV (HBM), 700V (EIAJ)  
n Supports VGA, SVGA, XGA and Single Pixel SXGA.  
n PLL requires no external components  
n Compatible with TIA/EIA-644 LVDS standard  
n Low profile 56-lead or 48-lead TSSOP package  
n DS90CF386 also available in a 64 ball, 0.8mm fine pitch  
ball grid array (FBGA) package  
The DS90CF386 is also offered in a 64 ball, 0.8mm fine pitch  
ball grid array (FBGA) package which provides a 44 %  
reduction in PCB footprint compared to the 56L TSSOP  
package.  
Block Diagrams  
DS90CF386  
DS90CF366  
10108527  
10108528  
Order Number DS90CF366MTD  
Order Number DS90CF386MTD or DS90CF386SLC  
See NS Package Number MTD56 or SLC64A  
See NS Package Number MTD48  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2003 National Semiconductor Corporation  
DS101085  
www.national.com  

与DS90CF386SLCX相关器件

型号 品牌 获取价格 描述 数据表
DS90CF386SLCX/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PBGA64, 0.80 MM PITCH, FBGA-64, Line Driver or Receiver
DS90CF386SLCX/NOPB TI

获取价格

+3.3V LVDS 接收器 24 位平板显示器 (FPD) 链路 - 85MHz | N
DS90CF388 NSC

获取价格

Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA
DS90CF388 TI

获取价格

+3.3V 双像素 LVDS 显示接口 (LDI)-SVGA/QXGA 接收器
DS90CF388A NSC

获取价格

Dual Pixel LVDS Display Interface / FPD-Link
DS90CF388A TI

获取价格

双像素 LVDS 显示接口/ FPD 链接接收器
DS90CF388AVJD NSC

获取价格

Dual Pixel LVDS Display Interface / FPD-Link
DS90CF388AVJD/NOPB NSC

获取价格

IC 9 LINE RECEIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CF388AVJD/NOPB TI

获取价格

双像素 LVDS 显示接口/ FPD 链接接收器 | NEZ | 100 | -10 to
DS90CF388VJD NSC

获取价格

Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA