5秒后页面跳转
CY7C106B-35VI PDF预览

CY7C106B-35VI

更新时间: 2024-11-29 22:06:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
10页 164K
描述
256K x 4 Static RAM

CY7C106B-35VI 数据手册

 浏览型号CY7C106B-35VI的Datasheet PDF文件第2页浏览型号CY7C106B-35VI的Datasheet PDF文件第3页浏览型号CY7C106B-35VI的Datasheet PDF文件第4页浏览型号CY7C106B-35VI的Datasheet PDF文件第5页浏览型号CY7C106B-35VI的Datasheet PDF文件第6页浏览型号CY7C106B-35VI的Datasheet PDF文件第7页 
1CY7C1006B  
CY7C106B  
CY7C1006B  
256K x 4 Static RAM  
Enable (CE), an active LOW Output Enable (OE), and  
three-state drivers. These devices have an automatic pow-  
er-down feature that reduces power consumption by more  
than 65% when the devices are deselected.  
Features  
High speed  
— tAA = 12 ns  
CMOS for optimum speed/power  
Low active power  
Writing to the devices is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the four I/O  
pins (I/O0 through I/O3) is then written into the location speci-  
fied on the address pins (A0 through A17).  
— 495 mW  
Low standby power  
— 275 mW  
Reading from the devices is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the four I/O pins.  
2.0V data retention (optional)  
100 µW  
Automatic power-down when deselected  
TTL-compatible inputs and outputs  
The four input/output pins (I/O0 through I/O3) are placed in a  
high-impedance state when the devices are deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE and WE LOW).  
Functional Description  
The CY7C106B and CY7C1006B are high-performance  
CMOS static RAMs organized as 262,144 words by 4 bits.  
Easy memory expansion is provided by an active LOW Chip  
The CY7C106B is available in a standard 400-mil-wide SOJ;  
the CY7C1006B is available in a standard 300-mil-wide SOJ.  
Logic Block Diagram  
Pin Configuration  
SOJ  
Top View  
28  
27  
26  
1
2
3
4
5
6
A
V
CC  
0
A
A
17  
A
16  
A
15  
1
A
2
3
A
25  
24  
A
A
14  
A
13  
A
12  
4
23  
22  
A
5
A
7
8
9
10  
11  
12  
13  
6
A
21  
20  
19  
18  
17  
A
7
11  
INPUTBUFFER  
A
NC  
I/O  
8
A
9
3
2
1
A
1
A
10  
I/O  
I/O  
I/O  
A
A
3
I/O  
I/O  
I/O  
I/O  
CE  
OE  
GND  
2
3
2
1
0
16  
15  
0
14  
WE  
A
4
A
5
512 x 512 x 4  
ARRAY  
C106B–2  
A
6
A
7
A
8
A
9
POWER  
DOWN  
COLUMN  
DECODER  
CE  
WE  
OE  
C106B–1  
Selection Guide  
7C106B-12  
7C1006B-12  
7C106B-15  
7C1006B-15  
7C106B-20  
7C1006B-20  
7C106B-25  
7C1006B-25  
7C106B-35  
Maximum Access Time (ns)  
12  
90  
15  
80  
20  
75  
25  
70  
35  
60  
Maximum Operating  
Current (mA)  
Maximum Standby  
Current (mA)  
50  
30  
30  
30  
25  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05037 Rev. **  
Revised August 24, 2001  

与CY7C106B-35VI相关器件

型号 品牌 获取价格 描述 数据表
CY7C106BN CYPRESS

获取价格

256K x 4 Static RAM
CY7C106BN_06 CYPRESS

获取价格

256K x 4 Static RAM
CY7C106BN_11 CYPRESS

获取价格

256K x 4 Static RAM
CY7C106BN-15VC CYPRESS

获取价格

256K x 4 Static RAM
CY7C106BN-15VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO28, 0.400 INCH, SOJ-28
CY7C106BN-20VC CYPRESS

获取价格

256K x 4 Static RAM
CY7C106BN-20VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 20ns, CMOS, PDSO28, 0.400 INCH, SOJ-28
CY7C106D CYPRESS

获取价格

1-Mbit (256K x 4) Static RAM
CY7C106D-10VXC CYPRESS

获取价格

Standard SRAM, 256KX4, 10ns, CMOS, PDSO28, 0.400 INCH, LEAD FREE, SOJ-28
CY7C106D-10VXI CYPRESS

获取价格

1-Mbit (256K x 4) Static RAM