Datasheet > CY7C1071DV33-12BAXI

CY7C1071DV33-12BAXI

更新时间： 2024-11-10 14:53:07

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
14页	475K
描述
Asynchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1071DV33-12BAXI 数据手册

浏览型号CY7C1071DV33-12BAXI的Datasheet PDF文件第2页

浏览型号CY7C1071DV33-12BAXI的Datasheet PDF文件第3页

浏览型号CY7C1071DV33-12BAXI的Datasheet PDF文件第4页

浏览型号CY7C1071DV33-12BAXI的Datasheet PDF文件第5页

浏览型号CY7C1071DV33-12BAXI的Datasheet PDF文件第6页

CY7C1071DV33

32-Mbit (2 M × 16) Static RAM

32-Mbit (2

M × 16) Static RAM

Features

Functional Description

■ High speed

❐ t_AA= 12 ns

The CY7C1071DV33 is a high performance CMOS Static RAM

organized as 2,097,152 words by 16 bits. The input and output

pins (I/O₀through I/O₁₅) are placed in a high impedance state

when:

■ Low active power

❐ I_CC= 250 mA at 83.3 MHz

■ Deselected (CE HIGH)

■ Low Complementary Metal Oxide Semiconductor (CMOS)

standby power

■ Outputs are disabled (OE HIGH)

❐ I_SB2= 50 mA

■ Both byte high enable and byte low enable are disabled (BHE,

BLE HIGH)

■ Operating voltages of 3.3 ± 0.3 V

■ 2.0 V data retention

■ The write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable (CE) and Write Enable

(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data

from I/O pins (I/O₀through I/O₇) is written into the location

specified on the address pins (A₀through A₂₀). If Byte High

Enable (BHE) is LOW, then data from I/O pins (I/O₈through

I/O₁₅) is written into the location specified on the address pins

(A₀through A₂₀).

■ Automatic power down when deselected

■ TTL compatible inputs and outputs

■ Available in Pb-free 48-ball FBGA package

To read from the device, take Chip Enable (CE) and Output

Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If

Byte Low Enable (BLE) is LOW, then data from the memory

location specified by the address pins appears on I/O₀to I/O₇. If

Byte High Enable (BHE) is LOW, then data from memory

appears on I/O₈to I/O₁₅. See the Truth Table on page 10 for a

complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram

DATA IN DRIVERS

2M × 16

IO₀–IO₇

A_(10:0)

RAM ARRAY

IO₈–IO₁₅

COLUMN DECODER

A_(20:11)

BHE

BLE

Cypress Semiconductor Corporation

Document Number: 001-12063 Rev. *J

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised November 18, 2014

12 3 4 5 6 7...14

中文翻译

下载PDF

与CY7C1071DV33-12BAXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1071DV33-12BAXIT	INFINEON	获取价格	Asynchronous SRAM
CY7C107-20VC	CYPRESS	获取价格	1M x 1 Static RAM
CY7C107-25DC	ETC	获取价格	x1 SRAM
CY7C107-25DMB	ETC	获取价格	x1 SRAM
CY7C107-25LC	ETC	获取价格	x1 SRAM
CY7C107-25LMB	ETC	获取价格	x1 SRAM
CY7C107-25PC	ETC	获取价格	x1 SRAM
CY7C107-25VC	CYPRESS	获取价格	1M x 1 Static RAM
CY7C107-25VCT	CYPRESS	获取价格	Standard SRAM, 1MX1, 25ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
CY7C1072AV33	CYPRESS	获取价格	32-Mbit (1M x 32) Static RAM