5秒后页面跳转
CY7C1079DV33-12BAXI PDF预览

CY7C1079DV33-12BAXI

更新时间: 2024-12-01 09:43:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
14页 463K
描述
32-Mbit (4 M x 8) Static RAM TTL Compatible Inputs and Outputs

CY7C1079DV33-12BAXI 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TFBGA, BGA48,6X8,30Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
Factory Lead Time:1 week风险等级:2.33
最长访问时间:12 nsI/O 类型:COMMON
JESD-30 代码:R-PBGA-B48长度:9.5 mm
内存密度:33554432 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:48字数:4194304 words
字数代码:4000000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:4MX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TFBGA
封装等效代码:BGA48,6X8,30封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
最大待机电流:0.05 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.25 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.75 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8 mmBase Number Matches:1

CY7C1079DV33-12BAXI 数据手册

 浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第2页浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第3页浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第4页浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第5页浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第6页浏览型号CY7C1079DV33-12BAXI的Datasheet PDF文件第7页 
CY7C1079DV33  
32-Mbit (4 M × 8) Static RAM  
32-Mbit (4  
M × 8) Static RAM  
Features  
Functional Description  
High Speed  
tAA = 12 ns  
The CY7C1079DV33 is a high performance CMOS Static RAM  
organized as 4,194,304 words by 8 bits.  
To write to the device, take Chip Enable (CE[1]) and Write Enable  
(WE) input LOW. Data on the eight I/O pins (I/O0 through I/O7)  
is then written into the location specified on the address pins (A0  
through A21).  
To read from the device, take Chip Enable (CE [1]) LOW and  
Output Enable (OE) LOW while forcing the Write Enable (WE)  
HIGH. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
See Truth Table (Single Chip Enable) on page 9 for a complete  
description of Read and Write modes.  
Low Active Power  
ICC = 250 mA at 12 ns  
Low CMOS Standby Power  
ISB2 = 50 mA  
Operating Voltages of 3.3 ± 0.3 V  
2.0 V Data Retention  
Automatic Power Down when Deselected  
TTL Compatible Inputs and Outputs  
Available in Pb-free 48-ball FBGA Package  
The input and output pins (I/O0 through I/O7) are placed in a high  
impedance state when the device is deselected (CE [1] HIGH),  
the outputs are disabled (OE HIGH), or during a write operation  
(CE [1] LOW and WE LOW).  
The CY7C1079DV33 is available in a 48-ball FBGA package.  
Logic Block Diagram  
INPUT BUFFER  
A0  
A1  
A2  
A3  
IO0 – IO7  
4M x 8  
A4  
ARRAY  
A5  
A6  
A7  
A8  
A9  
WE  
OE  
COLUMN  
DECODER  
[1]  
CE  
Note  
1. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE and  
1
CE such that when CE is LOW and CE is HIGH, CE is LOW. For all other cases CE is HIGH.  
2
1
2
Cypress Semiconductor Corporation  
Document Number: 001-50282 Rev. *D  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised April 27, 2011  
[+] Feedback  

与CY7C1079DV33-12BAXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1079DV33-12BAXIT INFINEON

获取价格

Asynchronous SRAM
CY7C107A-12PC ETC

获取价格

x1 SRAM
CY7C107A-12VC ETC

获取价格

x1 SRAM
CY7C107A-12VCR CYPRESS

获取价格

Standard SRAM, 1MX1, 12ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
CY7C107A-12VCT CYPRESS

获取价格

Standard SRAM, 1MX1, 12ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
CY7C107A-15DMB ETC

获取价格

x1 SRAM
CY7C107A-15PC ETC

获取价格

x1 SRAM
CY7C107A-15VC ETC

获取价格

x1 SRAM
CY7C107A-15VCR CYPRESS

获取价格

Standard SRAM, 1MX1, 15ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
CY7C107A-15VCT CYPRESS

获取价格

Standard SRAM, 1MX1, 15ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28