Datasheet > 暂无类别数据> CY7C1020CV26-15ZSXET

CY7C1020CV26-15ZSXET

更新时间： 2024-02-28 14:20:21

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路静态存储器光电二极管
页数	文件大小	规格书
11页	380K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C1020CV26-15ZSXET 数据手册

浏览型号CY7C1020CV26-15ZSXET的Datasheet PDF文件第2页

浏览型号CY7C1020CV26-15ZSXET的Datasheet PDF文件第3页

浏览型号CY7C1020CV26-15ZSXET的Datasheet PDF文件第4页

浏览型号CY7C1020CV26-15ZSXET的Datasheet PDF文件第5页

浏览型号CY7C1020CV26-15ZSXET的Datasheet PDF文件第6页

CY7C1020CV26

512 Kb (32 K × 16) Static RAM

Writing to the device is accomplished by taking Chip Enable

(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable

(BLE) is LOW, then data from I/O pins (I/O₁through I/O₈), is

written into the location specified on the address pins (A₀

through A₁₄). If Byte High Enable (BHE) is LOW, then data

from I/O pins (I/O₉through I/O₁₆) is written into the location

specified on the address pins (A₀through A₁₄).

Features

■ Temperature range

❐ Automotive: –40°C to 125°C

■ High speed

❐ t_AA= 15 ns

Reading from the device is accomplished by taking Chip

Enable (CE) and Output Enable (OE) LOW while forcing the

Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,

then data from the memory location specified by the address

pins appears on I/O₁to I/O₈. If Byte High Enable (BHE) is

LOW, then data from memory appears on I/O₉to I/O₁₆. See

the Truth Table on page 7 for a complete description of read

and write modes.

■ Optimized voltage range: 2.5V to 2.7V

■ Automatic power down when deselected

■ Independent control of upper and lower bits

■ CMOS for optimum speed and power

■ Package offered: 44-pin TSOP II

The input/output pins (I/O₁through I/O₁₆) are placed in a high

impedance state when the device is deselected (CE HIGH),

the outputs are disabled (OE HIGH), the BHE and BLE are

disabled (BHE, BLE HIGH), or during a write operation (CE

LOW, and WE LOW).

Functional Description

The CY7C1020CV26 is a high performance CMOS static RAM

organized as 32,768 words by 16 bits. This device has an

automatic power down feature that significantly reduces power

consumption when deselected.

The CY7C1020CV26 is available in a standard 44-pin TSOP

Type II.

Logic Block Diagram

Cypress Semiconductor Corporation

Document #: 38-05406 Rev. *C

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised December 14, 2010

[+] Feedback

12 3 4 5 6 7...11

中文翻译

下载PDF

CY7C1020CV26-15ZSXET 替代型号

型号	品牌	替代类型	描述	数据表
CY7C1020CV26-15ZSXE	CYPRESS	类似代替	512Kb (32K x 16) Static RAM

与CY7C1020CV26-15ZSXET相关器件

型号	品牌	获取价格	描述	数据表
CY7C1020CV33	CYPRESS	获取价格	32K x 16 Static RAM
CY7C1020CV33_06	CYPRESS	获取价格	512K (32K x 16) Static RAM
CY7C1020CV33_10	CYPRESS	获取价格	512 K (32 K × 16) Static RAM
CY7C1020CV33_12	CYPRESS	获取价格	512 K (32 K Ã 16) Static RAM
CY7C1020CV33-10ZC	CYPRESS	获取价格	32K x 16 Static RAM
CY7C1020CV33-10ZCT	CYPRESS	获取价格	Standard SRAM, 32KX16, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1020CV33-10ZI	CYPRESS	获取价格	32K x 16 Static RAM
CY7C1020CV33-10ZXC	CYPRESS	获取价格	512K (32K x 16) Static RAM
CY7C1020CV33-12ZC	CYPRESS	获取价格	32K x 16 Static RAM
CY7C1020CV33-12ZCT	CYPRESS	获取价格	Standard SRAM, 32KX16, 12ns, CMOS, PDSO44, TSOP2-44