Datasheet > CY7C1020D

CY7C1020D

更新时间： 2024-09-25 05:18:59

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
11页	562K
描述
512K (32K x 16) Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1020D 数据手册

CY7C1020D

512K (32K x 16) Static RAM

Features

Functional Description ^[1]

• Pin- and function-compatible with CY7C1020B

• High speed

The CY7C1020D is a high-performance CMOS static RAM

organized as 32,768 words by 16 bits. This device has an

automatic power-down feature that significantly reduces

power consumption when deselected.The input and output

pins (IO₀through IO₁₅) are placed in a high-impedance state

when:

— t_AA= 10 ns

• Low active power

— I_CC= 80 mA @ 10ns

• Deselected (CE HIGH)

• Low CMOS Standby Power

— I_SB2= 3 mA

• Outputs are disabled (OE HIGH)

• BHE and BLE are disabled (BHE, BLE HIGH)

• When the write operation is active (CE LOW, and WE LOW)

• 2.0V Data Retention

• Automatic power-down when deselected

• CMOS for optimum speed/power

• Independent control of upper and lower bits

Write to the device by taking Chip Enable (CE) and Write

Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW,

then data from IO pins (IO₀through IO₇), is written into the

location specified on the address pins (A₀through A₁₄). If Byte

High Enable (BHE) is LOW, then data from IO pins (IO₈

through IO₁₅) is written into the location specified on the

address pins (A₀through A₁₄).

• Available in Pb-free 44-pin 400-Mil wide Molded SOJ and

44-pin TSOP II packages

Reading from the device by taking Chip Enable (CE) and

Output Enable (OE) LOW while forcing the Write Enable (WE)

HIGH. If Byte Low Enable (BLE) is LOW, then data from the

memory location specified by the address pins appears on IO₀

to IO₇. If Byte High Enable (BHE) is LOW, then data from

memory appears on IO₈to IO₁₅. See the “Truth Table” on

page 8 for a complete description of read and write modes.

Logic Block Diagram

DATA IN DRIVERS

A₇

A₆

A₅

32K x 16

A₄

IO₀–IO₇

RAM Array

A₃

A₂

A₁

A₀

IO₈–IO₁₅

COLUMN DECODER

BHE

BLE

Note

1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05463 Rev. *E

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 22, 2007

[+] Feedback

12 3 4 5 6 7...11

中文翻译

下载PDF

与CY7C1020D相关器件

型号	品牌	获取价格	描述	数据表
CY7C1020D_10	CYPRESS	获取价格	512K (32K x 16) Static RAM
CY7C1020D_11	CYPRESS	获取价格	512K (32K x 16) Static RAM Automatic power-down when deselected
CY7C1020D-10VXI	CYPRESS	获取价格	512K (32K x 16) Static RAM
CY7C1020D-10VXI	INFINEON	获取价格	Asynchronous SRAM
CY7C1020D-10VXIT	CYPRESS	获取价格	Standard SRAM, 32KX16, 10ns, CMOS, PDSO44,
CY7C1020D-10VXIT	INFINEON	获取价格	Asynchronous SRAM
CY7C1020D-10ZSXI	CYPRESS	获取价格	512K (32K x 16) Static RAM
CY7C1020D-10ZSXI	INFINEON	获取价格	Asynchronous SRAM
CY7C1020D-10ZSXIT	INFINEON	获取价格	Asynchronous SRAM
CY7C1020D-10ZXC	CYPRESS	获取价格	Standard SRAM, 32KX16, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44

与CY7C1020D相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

6
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

11
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

16

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1020D

CY7C1020D 数据手册

与CY7C1020D相关器件

与CY7C1020D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1020D

CY7C1020D 数据手册

与CY7C1020D相关器件

与CY7C1020D相关文章

您还可以找

您在本页遇到什么问题？