5秒后页面跳转
CS3-L67142V-70 PDF预览

CS3-L67142V-70

更新时间: 2023-04-15 00:00:00
品牌 Logo 应用领域
TEMIC 静态存储器
页数 文件大小 规格书
14页 178K
描述
Dual-Port SRAM, 2KX8, 70ns, CMOS, PQCC52, PLASTIC, LCC-52

CS3-L67142V-70 数据手册

 浏览型号CS3-L67142V-70的Datasheet PDF文件第2页浏览型号CS3-L67142V-70的Datasheet PDF文件第3页浏览型号CS3-L67142V-70的Datasheet PDF文件第4页浏览型号CS3-L67142V-70的Datasheet PDF文件第5页浏览型号CS3-L67142V-70的Datasheet PDF文件第6页浏览型号CS3-L67142V-70的Datasheet PDF文件第7页 
L67132/L67142  
2 K × 8 CMOS Dual Port RAM 3.3 Volt  
Introduction  
The L67132/67142 are very low power CMOS dual port Using an array of eight transistors (8T) memory cell and  
static RAMs organized as 2048 × 8. They are designed to fabricated with the state of the art 1.0 µm lithography  
be used as a stand-alone 8 bit dual port RAM or as a named SCMOS, the L67132/67142 combine an  
combination MASTER/SLAVE dual port for 16 bits or extremely low standby supply current (typ = 1.0 µA) with  
more width systems. The MHS MASTER/SLAVE dual a fast access time at 45 ns over the full temperature range.  
port approach in memory system applications results in All versions offer battery backup data retention capability  
full speed, error free operation without the need for with a typical power consumption at less than 5 µW.  
additional discrete logic.  
For military/space applications that demand superior  
Master and slave devices provide two independent ports  
with separate control, address and I/O pins that permit  
independent, asynchronous access for reads and writes to  
any location in the memory. An automatic power down  
feature controlled by CS permits the onchip circuitry of  
each port in order to enter a very low stand by power  
mode.  
levels of performance and reliability the L67132/67142  
is processed according to the methods of the latest  
revision of the MIL STD 883 (class B or S) and/or ESA  
SCC 9000.  
Features  
D Single 3.3 V ± 0.3 volt power supply  
D Fast access time  
D On chip arbitration logic  
D BUSY output flag on master  
D BUSY input flag on slave  
D Fully asynchronous operation from either port  
D Battery backup operation :  
2 V data retention  
45(*) ns to 70 ns  
D 67132L/67142L low power  
67132V/67142V very low power  
D Expandable data bus to 16 bits or more using master/slave  
devices when using more than one device  
(*) Preliminary  
MATRA MHS  
1
Rev. D (19 Fev. 97)  

与CS3-L67142V-70相关器件

型号 品牌 获取价格 描述 数据表
CS3M VISHAY

获取价格

Surface Mount Glass Passivated Rectifier
CS3M-E3/I VISHAY

获取价格

Rectifier Diode, 1 Phase, 1 Element, 2A, 1000V V(RRM), Silicon, DO-214AB, SMC, 2 PIN
CS3N06AE-G CRMICRO

获取价格

SOP-8
CS3N06AS1-G CRMICRO

获取价格

SOT-26-3
CS3N06AS-G CRMICRO

获取价格

SOT-23
CS3N120A0R-G CRMICRO

获取价格

TO-263
CS3N120A3R CRMICRO

获取价格

TO-251
CS3N120A4R CRMICRO

获取价格

TO-252
CS3N120A8R CRMICRO

获取价格

TO-220
CS3N120AHR CRMICRO

获取价格

TO-3P