Datasheet > CDP1821C3

CDP1821C3

更新时间： 2024-09-15 22:48:47

品牌	Logo	应用领域
英特矽尔 - INTERSIL		/
页数	文件大小	规格书
7页	36K
描述
High-Reliability CMOS 1024-Word x 1-Bit Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDP1821C3 数据手册

CDP1821C/3

High-Reliability CMOS

1024-Word x 1-Bit Static RAM

March 1997

Features

Description

• Static CMOS Silicon-On-Sapphire Circuitry CD4000-

Series Compatible

The CDP1821C/3 is a 1024-word x 1-bit CMOS silicon-on-sap-

phire (SOS), fully static, random-access memory designed for

use in CDP1800 microprocessor systems. This device has a

recommended operating voltage range of 4V to 6.5V.

• Compatible with CDP1800-Series Microprocessors at

Maximum Speed

The output state of the CDP1821C/3 is a function of the

input address and chip-select states only. Valid data will

appear at the output in one access time following the latest

address change to a selected chip. After valid data appears,

the address may be changed immediately. It is not neces-

sary to clock the chip-select input or any other input terminal

for fully static operation; therefore the chip-select input may

be used as an additional address input. When the device is

in an unselected state (CS = 1), the internal write circuitry

and output sense ampliﬁer are disabled. This feature allows

the three-state data outputs from many arrays to be OR-tied

to a common bus for easy memory expansion.

• Fast Access Time. . . . . . . . . . . 100ns Typ. at V

• Single Voltage Supply

= 5V

• No Precharge or External Clocks Required

• Low Quiescent and Operating Power

• Separate Data Inputs and Outputs

• High Noise Immunity . . . . . . . . . . . . . . . . . . 30% of V

• Memory Retention for Standby Battery Voltage Down

to 2V at +25 C

• Latch-Up-Free Transient-Radiation Tolerance

Ordering Information

PART

PACKAGE

TEMP. RANGE

NUMBER

PKG. NO.

SBDIP

-55 C to +125 C CDP1821CD3 D16.3

Pinout

CDP1821C/3

(SBDIP)

TOP VIEW

16 V

15 DI

14 RD/WR

13 A9

12 A8

11 A7

10 A6

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 2983.1

12 3 4 5 6 7

中文翻译

下载PDF

与CDP1821C3相关器件

型号	品牌	获取价格	描述	数据表
CDP1821CD3	INTERSIL	获取价格	High-Reliability CMOS 1024-Word x 1-Bit Static RAM
CDP1822	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822_1	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822C	INTERSIL	获取价格	High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM
CDP1822C3	INTERSIL	获取价格	High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM
CDP1822CD	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822CD/3	ETC	获取价格	x4 SRAM
CDP1822CD3	RENESAS	获取价格	256X4 STANDARD SRAM, 500ns, CDIP22, SIDE BRAZED, DIP-22
CDP1822CDX	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822CE	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM