Datasheet > CDP1822CDX

CDP1822CDX

更新时间： 2024-02-28 03:48:16

品牌	Logo	应用领域
英特矽尔 - INTERSIL		内存集成电路静态存储器
页数	文件大小	规格书
8页	48K
描述
256-Word x 4-Bit LSI Static RAM

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDP1822CDX 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84
Base Number Matches：	1

CDP1822CDX 数据手册

CDP1822,

CDP1822C

256-Word x 4-Bit

LSI Static RAM

March 1997

Features

Description

• Low Operating Current

- V = 5V, Cycle Time 1µs . . . . . . . . . . . . . . . . . . 8mA

The CDP1822 and CDP1822C are 256-word by 4-bit static

random-access memories designed for use in memory sys-

tems where high speed, low operating current, and simplicity

in use are desirable. The CDP1822 features high speed and

a wide operating voltage range. Both types have separate

data inputs and outputs and utilize single power supplies of

4V to 6.5V for the CDP1822C and 4V to 10.5V for the

CDP1822.

• Industry Standard Pinout

• Two Chip-Select Inputs-Simple Memory Expansion

• Memory Retention for Standby Battery Voltage of 2V

Minimum

• Output-Disable for Common I/O Systems

• Three-State Data Output for Bus-Oriented Systems

• Separate Data Inputs and Outputs

Two Chip-Select inputs are provided to simplify system

expansion. An Output Disable control provides Wire-OR

capability and is also useful in common Input/Output sys-

tems. The Output Disable input allows these RAMs to be

used in common data Input/Output systems by forcing the

output into a high-impedance state during a write operation

independent of the Chip-Select input condition. The output

assumes a high-impedance state when the Output Disable is

at high level or when the chip is deselected by CS1 and/or

CS2.

Ordering Information

PKG.

10V

PACKAGE TEMP. RANGE

NO.

CDP1822CE

CDP1822E

PDIP

-40 C to +85 C

E22.4

CDP1822CEX CDP1822EX

CDP1822CD CDP1822D

Burn-In

SBDIP

Burn-In

E22.4

The high noise immunity of the CMOS technology is pre-

served in this design. For TTL interfacing at 5V operation,

excellent system noise margin is preserved by using an

external pull-up resistor at each input.

-40 C to +85 C

D22.4A

CDP1822CDX

Pinout

CDP1822, CDP1822C

(PDIP, SBDIP)

TOP VIEW

OPERATIONAL MODES

INPUTS

CHIP

SELECT SELECT OUTPUT READ/

DISABLE WRITE

CHIP

21 A4

MODE

Read

(CS )

(OD)

(R/W)

OUTPUT

Read

20 R/W

CS1

O. D.

CS2

DO4

DI4

Write

Data In

High

Imped-

ance

Standby

High

Imped-

ance

DI1

DO3

DI3

DO1

DI2

High

Imped-

ance

DO2

Output

High

Disable

Imped-

ance

NOTE:

Logic 1 = High, Logic 0 = Low, X = Don’t Care.

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 1074.2

6-11

12 3 4 5 6 7 8

中文翻译

下载PDF

CDP1822CDX 替代型号

型号	品牌	替代类型	描述	数据表
NTE65101	NTE	功能相似	Integrated Circuit 256 x 4-Bit Static Random Access Memory (SRAM)

与CDP1822CDX相关器件

型号	品牌	获取价格	描述	数据表
CDP1822CE	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822CE	RENESAS	获取价格	256X4 STANDARD SRAM, 450ns, PDIP22
CDP1822CEX	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822CEX	RENESAS	获取价格	256X4 STANDARD SRAM, 450ns, PDIP22, PLASTIC, DIP-22
CDP1822D	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822D	RENESAS	获取价格	256X4 STANDARD SRAM, 250ns, CDIP22
CDP1822DX	RENESAS	获取价格	IC,SRAM,256X4,CMOS,DIP,22PIN,CERAMIC
CDP1822E	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM
CDP1822E	RENESAS	获取价格	256X4 STANDARD SRAM, 250ns, PDIP22
CDP1822EX	INTERSIL	获取价格	256-Word x 4-Bit LSI Static RAM

与CDP1822CDX相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

10
电感耐压值及其与电感大小的关系
2024-06-07

14
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

17
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

10

产品中心

服务支持

精选活动

关于我们

帮助中心

CDP1822CDX

CDP1822CDX 技术参数

CDP1822CDX 数据手册

CDP1822CDX 替代型号

与CDP1822CDX相关器件

与CDP1822CDX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDP1822CDX

CDP1822CDX 技术参数

CDP1822CDX 数据手册

CDP1822CDX 替代型号

与CDP1822CDX相关器件

与CDP1822CDX相关文章

您还可以找

您在本页遇到什么问题？