5秒后页面跳转
CDP1823CD PDF预览

CDP1823CD

更新时间: 2024-01-19 04:42:40
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
7页 32K
描述
128-Word x 8-Bit LSI Static RAM

CDP1823CD 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliant风险等级:5.83
最长访问时间:250 nsJESD-30 代码:R-PDIP-T24
JESD-609代码:e0内存密度:1024 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
端子数量:24字数:128 words
字数代码:128工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128X8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP24,.6封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
电源:5/10 V最大待机电流:0.0001 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.016 mA表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

CDP1823CD 数据手册

 浏览型号CDP1823CD的Datasheet PDF文件第2页浏览型号CDP1823CD的Datasheet PDF文件第3页浏览型号CDP1823CD的Datasheet PDF文件第4页浏览型号CDP1823CD的Datasheet PDF文件第5页浏览型号CDP1823CD的Datasheet PDF文件第6页浏览型号CDP1823CD的Datasheet PDF文件第7页 
CDP1823,  
CDP1823C  
128-Word x 8-Bit  
LSI Static RAM  
March 1997  
Features  
Description  
• Fast Access Time  
The CDP1823 and CDP1823C are 128-word by 8-bit CMOS  
SOS static random-access memories. These memories are  
compatible with general-purpose microprocessors. The two  
memories are functionally identical. They differ in that the  
CDP1823 has a recommended operating voltage range of  
4V to 10.5V, and the CDP1823C has a recommended oper-  
ating voltage range of 4V to 6.5V.  
- V  
- V  
= 5V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450ns  
= 10V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250ns  
DD  
DD  
• Common Data Inputs and Outputs  
• Multiple Chip Select Inputs to Simplify Memory  
System Expansion  
The CDP1823 memory has 8 common data input and data  
output terminals for direct connection to a bidirectional data  
bus and is operated from a single voltage supply. Five chip-  
select inputs are provided to simplify memory-system expan-  
sion. In order to enable the CDP1823, the chip-select inputs  
CS2, CS3 and CS5 require a low input signal, and the chip-  
select inputs CS1 and CS4 require a high input signal.  
Ordering Information  
PKG.  
PACKAGE TEMP. RANGE NO.  
5V  
10V  
o
o
CDP1823CE  
CDP1823CD  
CDP1823CDX  
CDP1823E PDIP  
CDP1823D SBDIP  
-40 C to +85 C E24.6  
o
o
-40 C to +85 C D24.6  
The MRD signal enables all 8 output drivers when in the low  
state and should be in a high state during a write cycle.  
-
Burn-In  
D24.6  
After valid data appear at the output, the address inputs may  
be changed immediately. Output data will be valid until either  
the MRD signal goes high, the device is deselected, or t  
(access time) after address changes.  
AA  
Pinout  
CDP1823, CDP1823C  
(PDIP, SBDIP)  
TOP VIEW  
BUS 0  
BUS 1  
BUS 2  
BUS 3  
BUS 4  
BUS 5  
BUS 6  
BUS 7  
CS1  
1
2
3
4
5
6
7
8
9
24  
V
DD  
23 MA0  
22 MA1  
21 MA2  
20 MA3  
19 MA4  
18 MA5  
17 MA6  
16 MWR  
15 MRD  
14 CS5  
13 CS4  
CS2 10  
CS3 11  
V
12  
SS  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 1198.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
6-24  

与CDP1823CD相关器件

型号 品牌 获取价格 描述 数据表
CDP1823CD3 INTERSIL

获取价格

High-Reliability CMOS 128-Word x 8-Bit Static RAM
CDP1823CDX INTERSIL

获取价格

128-Word x 8-Bit LSI Static RAM
CDP1823CE INTERSIL

获取价格

128-Word x 8-Bit LSI Static RAM
CDP1823CEX RENESAS

获取价格

IC,SRAM,128X8,CMOS,DIP,24PIN,PLASTIC
CDP1823D INTERSIL

获取价格

128-Word x 8-Bit LSI Static RAM
CDP1823E INTERSIL

获取价格

128-Word x 8-Bit LSI Static RAM
CDP1823EX RENESAS

获取价格

IC,SRAM,128X8,CMOS,DIP,24PIN,PLASTIC
CDP1824 INTERSIL

获取价格

32-Word x 8-Bit Static RAM
CDP1824/3 INTERSIL

获取价格

High-Reliability CMOS 32-Word x 8-Bit Static Random-Access Memory
CDP18243 INTERSIL

获取价格

High-Reliability CMOS 32-Word x 8-Bit Static Random-Access Memory