CDC2509C

更新时间： 2024-11-16 22:28:27

品牌	Logo	应用领域
德州仪器 - TI		时钟驱动器
页数	文件大小	规格书
12页	182K
描述
3.3-V PHASE-LOCK LOOP CLOCK DRIVER

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDC2509C 数据手册

CDC2509C

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS620 – DECEMBER 1998

PW PACKAGE

(TOP VIEW)

Designed to Meet PC SDRAM Registered

DIMM Design Support Document Rev. 1.2

Spread Spectrum Clock Compatible

AGND

CLK

Operating Frequency 25 MHz to 125 MHz

Static tPhase Error Distribution at 66MHz to

100 MHz is ±150 ps

1Y0

1Y1

1Y2

GND

1Y3

2Y0

2Y1

GND

2Y2

2Y3

Drop-In Replacement for TI CDC2509A With

Enhanced Performance

Jitter (cyc – cyc) at 66 MHz to 100 MHz is

|100 ps|

1Y4

Available in Plastic 24-Pin TSSOP

Phase-Lock Loop Clock Distribution for

Synchronous DRAM Applications

FBOUT

FBIN

Distributes One Clock Input to One Bank of

Five and One Bank of Four Outputs

Separate Output Enable for Each Output

Bank

External Feedback (FBIN) Terminal Is Used

to Synchronize the Outputs to the Clock

Input

On-Chip Series Damping Resistors

No External RC Network Required

Operates at 3.3 V

description

The CDC2509C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL

to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs. The CDC2509C operates at 3.3 V V . It also

provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output

signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled

or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in

phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509C does not require external RC networks. The loop filter

for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509C requires a stabilization time to achieve phase lock of the

feedback signal to the reference signal. This stabilization time is required, following power up and application

of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback

signals. The PLL can be bypassed for test purposes by strapping AV

to ground.

The CDC2509C is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for

CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread

Spectrum Clocking (SSC) (literature number SCAA039).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...12

中文翻译

下载PDF

CDC2509C 替代型号

型号	品牌	替代类型	描述	数据表
CDCVF2509	TI	功能相似	3.3-V PHASE-LOCK LOOP CLOCK DRIVER

与CDC2509C相关器件

型号	品牌	获取价格	描述	数据表
CDC2509CPW	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509CPWR	TI	获取价格	3.3V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509PW	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509PWLE	ETC	获取价格	Nine Distributed-Output Clock Driver
CDC2509PWR	TI	获取价格	3-3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509PWRG4	TI	获取价格	3.3-V Phase-Lock Loop Clock Driver With 3-State Outputs 24-TSSOP
CDC2510	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510_15	TI	获取价格	3.3V Phase-Lock Loop Clock Driver
CDC2510A	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510APW	ETC	获取价格	TEN DISTRIBUTED-OUTPUT CLOCK DRIVER\|TSSOP\|24PIN\|PLASTIC

与CDC2509C相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

41
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

34

产品中心

服务支持

精选活动

关于我们

帮助中心

CDC2509C

CDC2509C 数据手册

CDC2509C 替代型号

与CDC2509C相关器件

与CDC2509C相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDC2509C

CDC2509C 数据手册

CDC2509C 替代型号

与CDC2509C相关器件

与CDC2509C相关文章

您还可以找

您在本页遇到什么问题？