5秒后页面跳转
CD74HC10MTE4 PDF预览

CD74HC10MTE4

更新时间: 2024-11-18 04:10:23
品牌 Logo 应用领域
德州仪器 - TI 逻辑集成电路光电二极管
页数 文件大小 规格书
11页 261K
描述
High-Speed CMOS Logic Triple 3-Input NAND Gate

CD74HC10MTE4 数据手册

 浏览型号CD74HC10MTE4的Datasheet PDF文件第2页浏览型号CD74HC10MTE4的Datasheet PDF文件第3页浏览型号CD74HC10MTE4的Datasheet PDF文件第4页浏览型号CD74HC10MTE4的Datasheet PDF文件第5页浏览型号CD74HC10MTE4的Datasheet PDF文件第6页浏览型号CD74HC10MTE4的Datasheet PDF文件第7页 
CD54HC10, CD74HC10,  
CD54HCT10, CD74HCT10  
Data sheet acquired from Harris Semiconductor  
SCHS128C  
High-Speed CMOS Logic  
Triple 3-Input NAND Gate  
August 1997 - Revised September 2003  
Features  
Description  
[ /Title  
(CD74  
HC10,  
CD74  
HCT10  
)
• Buffered Inputs  
The ’HC10 and ’HCT10 logic gates utilize silicon gate CMOS  
technology to achieve operating speeds similar to LSTTL  
gates with the low power consumption of standard CMOS  
integrated circuits. All devices have the ability to drive 10  
LSTTL loads. The HCT logic family is functionally pin  
compatible with the standard LS logic family.  
• Typical Propagation Delay: 8ns at V  
o
= 5V,  
CC  
C = 15pF, T = 25 C  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
/Sub-  
ject  
Ordering Information  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
(High  
Speed  
CMOS  
Logic  
Triple  
3-Input  
NAND  
Gate)  
/Autho  
r ()  
/Key-  
words  
(High  
Speed  
CMOS  
Logic  
Triple  
3-Input  
NAND  
Gate,  
PART NUMBER  
CD54HC10F3A  
( C)  
PACKAGE  
14 Ld CERDIP  
14 Ld CERDIP  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
CD54HCT10F3A  
CD74HC10E  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC10M  
at V  
= 5V  
CC  
CD74HC10MT  
CD74HC10M96  
CD74HCT10E  
CD74HCT10M  
CD74HCT10MT  
CD74HCT10M96  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL  
IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
Pinout  
CD54HC10, CD54HCT10  
(CERDIP)  
High  
Speed  
CMOS  
Logic  
Triple  
3-Input  
NAND  
Gate,  
CD74HC10, CD74HCT10  
(PDIP, SOIC)  
TOP VIEW  
1A  
1B  
1
2
3
4
5
6
7
14 V  
CC  
13 1C  
12 1Y  
11 3C  
10 3B  
2A  
2B  
Harris  
Semi-  
2C  
2Y  
9
8
3A  
3Y  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD74HC10MTE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC10DR TI

类似代替

TRIPLE 3-INPUT POSITIVE-NAND GATES
SN74HC10D TI

类似代替

TRIPLE 3-INPUT POSITIVE-NAND GATES
CD74HC10M TI

类似代替

High-Speed CMOS Logic Triple 3-Input NAND Gate

与CD74HC10MTE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC11 TI

获取价格

High Speed CMOS Logic Triple 3-Input AND Gate
CD74HC112 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112E TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112EE4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112EE4 ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
CD74HC112EN ETC

获取价格

Logic IC
CD74HC112EX RENESAS

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC112F ETC

获取价格

Logic IC
CD74HC112H ETC

获取价格

J-K-Type Flip-Flop
CD74HC112M ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,