Datasheet > 逻辑 > 栅极> CD74HC10M

CD74HC10M

更新时间： 2024-10-31 23:00:39

品牌	Logo	应用领域
德州仪器 - TI		触发器逻辑集成电路光电二极管栅
页数	文件大小	规格书
10页	265K
描述
High-Speed CMOS Logic Triple 3-Input NAND Gate

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74HC10M 数据手册

CD54HC10, CD74HC10,

CD54HCT10, CD74HCT10

Data sheet acquired from Harris Semiconductor

SCHS128C

High-Speed CMOS Logic

Triple 3-Input NAND Gate

August 1997 - Revised September 2003

Features

Description

[ /Title

(CD74

HC10,

CD74

HCT10

)

• Buffered Inputs

The ’HC10 and ’HCT10 logic gates utilize silicon gate CMOS

technology to achieve operating speeds similar to LSTTL

gates with the low power consumption of standard CMOS

integrated circuits. All devices have the ability to drive 10

LSTTL loads. The HCT logic family is functionally pin

compatible with the standard LS logic family.

• Typical Propagation Delay: 8ns at V

= 5V,

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

/Sub-

ject

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

(High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate)

/Autho

r ()

/Key-

words

(High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate,

PART NUMBER

CD54HC10F3A

( C)

PACKAGE

14 Ld CERDIP

14 Ld PDIP

14 Ld SOIC

14 Ld PDIP

14 Ld SOIC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

CD54HCT10F3A

CD74HC10E

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

CD74HC10M

at V

= 5V

CD74HC10MT

CD74HC10M96

CD74HCT10E

CD74HCT10M

CD74HCT10MT

CD74HCT10M96

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

Pinout

CD54HC10, CD54HCT10

(CERDIP)

High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate,

CD74HC10, CD74HCT10

(PDIP, SOIC)

TOP VIEW

14 V

13 1C

12 1Y

11 3C

10 3B

Harris

Semi-

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...10

中文翻译

下载PDF

CD74HC10M 替代型号

型号	品牌	替代类型	描述	数据表
CD74HC10M96	TI	完全替代	High-Speed CMOS Logic Triple 3-Input NAND Gate
SN74HC10QDREP	TI	类似代替	TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10D	TI	类似代替	TRIPLE 3-INPUT POSITIVE-NAND GATES

与CD74HC10M相关器件

型号	品牌	获取价格	描述	数据表
CD74HC10M96	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10M96E4	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10ME4	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10ME4	ROCHESTER	获取价格	NAND Gate, HC/UH Series, 3-Func, 3-Input, CMOS, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
CD74HC10MT	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10MTE4	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10MTE4	ROCHESTER	获取价格	NAND Gate, HC/UH Series, 3-Func, 3-Input, CMOS, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
CD74HC11	TI	获取价格	High Speed CMOS Logic Triple 3-Input AND Gate
CD74HC112	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112E	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

与CD74HC10M相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC10M

CD74HC10M 数据手册

CD74HC10M 替代型号

与CD74HC10M相关器件

与CD74HC10M相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC10M

CD74HC10M 数据手册

CD74HC10M 替代型号

与CD74HC10M相关器件

与CD74HC10M相关文章

您还可以找

您在本页遇到什么问题？