5秒后页面跳转
CD74HC112MT PDF预览

CD74HC112MT

更新时间: 2024-10-31 23:00:39
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
13页 346K
描述
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

CD74HC112MT 数据手册

 浏览型号CD74HC112MT的Datasheet PDF文件第2页浏览型号CD74HC112MT的Datasheet PDF文件第3页浏览型号CD74HC112MT的Datasheet PDF文件第4页浏览型号CD74HC112MT的Datasheet PDF文件第5页浏览型号CD74HC112MT的Datasheet PDF文件第6页浏览型号CD74HC112MT的Datasheet PDF文件第7页 
CD54HC112, CD74HC112,  
CD54HCT112, CD74HCT112  
Data sheet acquired from Harris Semiconductor  
SCHS141H  
Dual J-K Flip-Flop with Set and Reset  
Negative-Edge Trigger  
March 1998 - Revised October 2003  
Features  
Description  
• Hysteresis on Clock Inputs for Improved Noise  
Immunity and Increased Input Rise and Fall Times  
The ’HC112 and ’HCT112 utilize silicon-gate CMOS  
technology to achieve operating speeds equivalent to LSTTL  
parts. They exhibit the low power consumption of standard  
CMOS integrated circuits, together with the ability to drive 10  
LSTTL loads.  
[ /Title  
(CD74  
HC112  
,
CD74  
HCT11  
2)  
• Asynchronous Set and Reset  
• Complementary Outputs  
• Buffered Inputs  
These flip-flops have independent J, K, Set, Reset, and  
Clock inputs and Q and Q outputs. They change state on the  
negative-going transition of the clock pulse. Set and Reset  
are accomplished asynchronously by low-level inputs.  
• Typical f  
MAX  
= 60MHz at V = 5V, C = 15pF,  
CC L  
o
T = 25 C  
A
• Fanout (Over Temperature Range)  
The HCT logic family is functionally as well as pin-  
compatible with the standard LS logic family.  
/Sub-  
ject  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
.
(Dual  
J-K  
Flip-  
Flop  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
Ordering Information  
TEMP. RANGE  
o
PART NUMBER  
CD54HC112F3A  
CD54HCT112F3A  
CD74HC112E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
with  
• HC Types  
Setand  
Reset  
Nega-  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC112MT  
CD74HC112M96  
CD74HC112NSR  
CD74HC112PW  
CD74HC112PWR  
CD74HC112PWT  
CD74HCT112E  
16 Ld SOIC  
at V  
= 5V  
CC  
16 Ld SOIC  
• HCT Types  
16 Ld SOP  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
l
OL OH  
Pinout  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CD54HC112, CD54HCT112 (CERDIP)  
CD74HC112 (PDIP, SOIC, SOP, TSSOP)  
CD74HCT112 (PDIP)  
TOP VIEW  
1CP  
1K  
1
2
3
4
5
6
7
8
16 V  
CC  
15 1R  
14 2R  
13 2CP  
12 2K  
11 2J  
10 2S  
1J  
1S  
1Q  
1Q  
2Q  
9
2Q  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD74HC112MT 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC174D TI

类似代替

HEX D-TYPE FLIP-FLOPS WITH CLEAR
SN74HC112D TI

类似代替

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M TI

类似代替

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

与CD74HC112MT相关器件

型号 品牌 获取价格 描述 数据表
CD74HC112MTE4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112MTE4 ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
CD74HC112MTG4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112NSR TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112NSR96 ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|SOP|16PIN|PLASTIC
CD74HC112NSRE4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112NSRE4 ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
CD74HC112NSRG4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112PW TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112PWE4 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger