生命周期: | Obsolete | Reach Compliance Code: | unknown |
风险等级: | 5.84 | Is Samacsys: | N |
JESD-30 代码: | R-PDSO-G16 | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | J-K FLIP-FLOP | 最大频率@ Nom-Sup: | 20000000 Hz |
最大I(ol): | 0.004 A | 功能数量: | 2 |
端子数量: | 16 | 最高工作温度: | 125 °C |
最低工作温度: | -55 °C | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | TSSOP | 封装等效代码: | TSSOP16,.25 |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH |
包装方法: | TAPE AND REEL | 电源: | 2/6 V |
认证状态: | Not Qualified | 子类别: | FF/Latches |
表面贴装: | YES | 技术: | CMOS |
温度等级: | MILITARY | 端子形式: | GULL WING |
端子节距: | 0.635 mm | 端子位置: | DUAL |
触发器类型: | NEGATIVE EDGE | Base Number Matches: | 1 |
型号 | 品牌 | 替代类型 | 描述 | 数据表 |
CD54HCT112F3A | TI |
完全替代 ![]() |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger |
![]() |
SN74HC112N | TI |
类似代替 ![]() |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |
![]() |
SN74HC109N | TI |
类似代替 ![]() |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |
![]() |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
CD74HC112EE4 | TI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger |
![]() |
CD74HC112EE4 | ROCHESTER |
获取价格 |
J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, |
![]() |
CD74HC112EN | ETC |
获取价格 |
Logic IC |
![]() |
CD74HC112EX | RENESAS |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,PLASTIC |
![]() |
CD74HC112F | ETC |
获取价格 |
Logic IC |
![]() |
CD74HC112H | ETC |
获取价格 |
J-K-Type Flip-Flop |
![]() |
CD74HC112M | ROCHESTER |
获取价格 |
J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, |
![]() |
CD74HC112M96 | TI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger |
![]() |
CD74HC112M96 | RENESAS |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,SOP,16PIN,PLASTIC |
![]() |
CD74HC112M96E4 | TI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger |
![]() |