5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> 74VCX16601MTD
74VCX16601MTD PDF预览

74VCX16601MTD

更新时间： 2024-09-15 22:45:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
11页 158K
描述
Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

74VCX16601MTD 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：6.10 MM, MO-153, TSSOP-56
针数：56Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.71
Is Samacsys：N其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G56
JESD-609代码：e3长度：14 mm
负载电容（CL）：30 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.018 A湿度敏感等级：2
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：RAIL
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：2.9 ns传播延迟（tpd）：17.6 ns
认证状态：Not Qualified座面最大高度：1.1 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.4 V标称供电电压 (Vsup)：1.5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：6.1 mmBase Number Matches：1

74VCX16601MTD 数据手册

 浏览型号74VCX16601MTD的Datasheet PDF文件第2页浏览型号74VCX16601MTD的Datasheet PDF文件第3页浏览型号74VCX16601MTD的Datasheet PDF文件第4页浏览型号74VCX16601MTD的Datasheet PDF文件第5页浏览型号74VCX16601MTD的Datasheet PDF文件第6页浏览型号74VCX16601MTD的Datasheet PDF文件第7页 
March 1998  
Revised October 2004  
74VCX16601  
Low Voltage 18-Bit Universal Bus Transceivers  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The VCX16601 is an 18-bit universal bus transceiver which  
combines D-type latches and D-type flip-flops to allow data  
flow in transparent, latched, and clocked modes.  
Features  
■ 1.4V to 3.6V VCC supply operation  
■ 3.6V tolerant inputs and outputs  
■ tPD (A to B, B to A)  
Data flow in each direction is controlled by output-enable  
(OEAB and OEBA), latch-enable (LEAB and LEBA), and  
clock (CLKAB and CLKBA) inputs. The clock can be con-  
trolled by the clock-enable (CLKENAB and CLKENBA)  
inputs. For A-to-B data flow, the device operates in the  
transparent mode when LEAB is HIGH. When LEAB is  
LOW, the A data is latched if CLKAB is held at a HIGH-to-  
LOW logic level. If LEAB is LOW, the A bus data is stored  
in the latch/flip-flop on the LOW-to-HIGH transition of  
CLKAB. When OEAB is LOW, the outputs are active. When  
OEAB is HIGH, the outputs are in the high-impedance  
state.  
2.9 ns max for 3.0V to 3.6V VCC  
■ Power-down high impedance inputs and outputs  
■ Supports live insertion/withdrawal (Note 1)  
■ Static Drive (IOH/IOL  
)
±24 mA @ 3.0V VCC  
■ Uses patented noise/EMI reduction circuitry  
■ Latchup performance exceeds 300 mA  
■ ESD performance:  
Human body model > 2000V  
Data flow for B to A is similar to that of A to B but uses  
OEBA, LEBA, CLKBA and CLKENBA.  
Machine model >200V  
■ Also packaged in plastic Fine-Pitch Ball Grid Array  
The VCX16601 is designed for low voltage (1.4V to 3.6V)  
VCC applications with I/O capability up to 3.6V.  
(FBGA) (Preliminary)  
Note 1: To ensure the high-impedance state during power up or power  
down, OE should be tied to VCC through a pull-up resistor; the minimum  
The VCX16601 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
value of the resistor is determined by the current-sourcing capability of the  
driver.  
Ordering Code:  
Order Number Package Number  
Package Description  
74VCX16601GX  
(Note 2)  
BGA54A  
(Preliminary)  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
[TAPE and REEL]  
74VCX16601MTD  
(Note 3)  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Note 2: BGA package available in Tape and Reel only.  
Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2004 Fairchild Semiconductor Corporation  
DS500126  
www.fairchildsemi.com  
1234567...11

中文翻译

下载PDF

74VCX16601MTD 替代型号

型号 品牌 替代类型 描述 数据表
74VCX16601MTDX FAIRCHILD

完全替代

 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74ALVC162601TX FAIRCHILD

功能相似

 18-Bit Bus Transceiver
74VCX162601MTD FAIRCHILD

功能相似

 Low Voltage 18-Bit Universal Bus Transceivers

与74VCX16601MTD相关器件

型号 品牌 获取价格 描述 数据表
74VCX16601MTD_NL FAIRCHILD

获取价格

 		Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74VCX16601MTDX FAIRCHILD

获取价格

 		Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16601MTDX_NL FAIRCHILD

获取价格

 		Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74VCX16721 FAIRCHILD

获取价格

 		Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74VCX16721_04 FAIRCHILD

获取价格

 		Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74VCX16721MTD FAIRCHILD

获取价格

 		Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74VCX16721MTDX ETC

获取价格

 		20-Bit D-Type Flip-Flop
74VCX16722 FAIRCHILD

获取价格

 		Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs
74VCX16722_05 FAIRCHILD

获取价格

 		Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs
74VCX16722MTD FAIRCHILD

获取价格

 		Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs

与74VCX16601MTD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证