5秒后页面跳转
捷配首页

Datasheet > 74LVTH16244ADGVRG4
74LVTH16244ADGVRG4 PDF预览

74LVTH16244ADGVRG4

更新时间： 2024-09-15 08:04:31
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
21页 649K
描述
3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74LVTH16244ADGVRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：TSSOP, TSSOP48,.25,16针数：48
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.25控制类型：ENABLE LOW
系列：LVTJESD-30 代码：R-PDSO-G48
JESD-609代码：e4长度：9.7 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.064 A湿度敏感等级：1
位数：4功能数量：4
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.25,16封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：3.2 ns传播延迟（tpd）：3.7 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.4 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：4.4 mmBase Number Matches：1

74LVTH16244ADGVRG4 数据手册

 浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第2页浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第3页浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第4页浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第5页浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第6页浏览型号74LVTH16244ADGVRG4的Datasheet PDF文件第7页 
SN54LVTH16244A, SN74LVTH16244A  
3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS142T–MAY 1992–REVISED NOVEMBER 2006  
FEATURES  
SN54LVTH16244A . . . WD PACKAGE  
SN74LVTH16244A . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
•
Members of the Texas Instruments  
Widebus™ Family  
•
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
2OE  
1A1  
1A2  
GND  
1A3  
1A4  
2
3
4
•
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
5
6
3.3-V VCC  
)
7
V
CC  
V
CC  
•
•
•
•
•
•
Support Unregulated Battery Operation  
Down to 2.7 V  
8
2Y1  
2Y2  
GND  
2Y3  
2Y4  
3Y1  
3Y2  
GND  
3Y3  
3Y4  
2A1  
2A2  
GND  
2A3  
2A4  
3A1  
3A2  
GND  
3A3  
3A4  
9
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Ioff and Power-Up 3-State Support Hot  
Insertion  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Latch-Up Performance Exceeds 500 mA  
Per JESD 17  
V
CC  
V
CC  
ESD Protection Exceeds JESD 22  
4Y1  
4Y2  
GND  
4Y3  
4Y4  
4OE  
4A1  
4A2  
GND  
4A3  
4A4  
3OE  
–
–
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
DESCRIPTION/ORDERING INFORMATION  
The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but  
with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four  
4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical  
active-low output-enable (OE) inputs.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown  
resistors with the bus-hold circuitry is not recommended.  
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1992–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...21

中文翻译

下载PDF

与74LVTH16244ADGVRG4相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16244ADLRG4 TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74LVTH16244B NXP

获取价格

 		3.3 V 16-bit buffer/driver; 3-state
74LVTH16244BBQ NXP

获取价格

 		3.3 V 16-bit buffer/driver; 3-state
74LVTH16244BBQ,515 NXP

获取价格

 		74LVTH16244BBQ
74LVTH16244BBQ,518 NXP

获取价格

 		74LVTH16244BBQ
74LVTH16244BDGG NXP

获取价格

 		3.3 V 16-bit buffer/driver; 3-state
74LVTH16244BDGG NEXPERIA

获取价格

 		3.3 V 16-bit buffer/driver; 3-stateProduction
74LVTH16244BDGG,11 NXP

获取价格

 		74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin
74LVTH16244BDGG,18 NXP

获取价格

 		暂无描述
74LVTH16244BDGG,51 NXP

获取价格

 		74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin

与74LVTH16244ADGVRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证