Datasheet > 74LVTH16244MTDX

74LVTH16244MTDX

更新时间： 2024-11-27 23:24:31

品牌	Logo	应用领域
其他 - ETC		逻辑集成电路光电二极管信息通信管理驱动
页数	文件大小	规格书
7页	92K
描述
BUFFER/DRIVER\|QUAD\|4-BIT\|LVT/ALVT-BICMOS\|TSSOP\|48PIN\|PLASTIC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVTH16244MTDX 数据手册

March 1999

Revised June 2002

74LVT16244 • 74LVTH16244

Low Voltage16-Bit Buffer/Line Driver

with 3-STATE Outputs

General Description

Features

■ Input and output interface capability to systems at

The LVT16244 and LVTH16244 contain sixteen non-invert-

ing buffers with 3-STATE outputs designed to be employed

as a memory and address driver, clock driver, or bus ori-

ented transmitter/receiver. The device is nibble controlled.

Individual 3-STATE control inputs can be shorted together

for 8-bit or 16-bit operation.

5V V_CC

■ Bushold data inputs eliminate the need for external

pull-up resistors to hold unused inputs (74LVTH16244),

also available without bushold feature (74LVT16244).

■ Live insertion/extraction permitted

The LVTH16244 data inputs include bushold, eliminating

the need for external pull-up resistors to hold unused

inputs.

■ Power Up/Down high impedance provides glitch-free

bus loading

■ Outputs source/sink −32 mA/+64 mA

■ Functionally compatible with the 74 series 16244

■ Latch-up performance exceeds 500 mA

■ ESD performance:

These buffers and line drivers are designed for low-voltage

(3.3V) V_CCapplications, but with the capability to provide a

TTL interface to a 5V environment. The LVT16244 and

LVTH16244 are fabricated with an advanced BiCMOS

technology to achieve high speed operation similar to 5V

ABT while maintaining a low power dissipation

Human-body model >2000V

Machine model >200V

Charged-drive model >1000V

■ Also packaged in plastic Fine-Pitch Ball Grid Array

(FBGA)

Ordering Code:

Package

Order Number

Package Description

Number

74LVT16244G

(Note 1)(Note 2)

BGA54A

(Preliminary)

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

74LVT16244MEA

(Note 2)

MS48A

MTD48

BGA54A

MS48A

MTD48

74LVT16244MTD

(Note 2)

74LVTH16244G

(Note 1)(Note 2)

74LVTH16244MEA

(Note 2)

74LVTH16244MTD

(Note 2)

Note 1: Ordering code “G” indicates Trays.

Note 2: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

DS500151

www.fairchildsemi.com

12 3 4 5 6 7

中文翻译

下载PDF

与74LVTH16244MTDX相关器件

型号	品牌	获取价格	描述	数据表
74LVTH16244MTDX_NL	FAIRCHILD	获取价格	暂无描述
74LVTH16244TTR	STMICROELECTRONICS	获取价格	LOW VOLTAGE BICMOS 16 BIT BUS BUFFER WITH BUS HOLD AND POWER UP 3-STATE
74LVTH16245	FAIRCHILD	获取价格	Low Voltage 16-Bit Transceiver with 3-STATE Outputs
74LVTH16245ADGGRE4	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADGGRG4	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADGVRE4	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADGVRG4	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADL	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADLG4	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16245ADLR	TI	获取价格	3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

与74LVTH16244MTDX相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVTH16244MTDX

74LVTH16244MTDX 数据手册

与74LVTH16244MTDX相关器件

与74LVTH16244MTDX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVTH16244MTDX

74LVTH16244MTDX 数据手册

与74LVTH16244MTDX相关器件

与74LVTH16244MTDX相关文章

您还可以找

您在本页遇到什么问题？