5秒后页面跳转
74LVTH16244BDGG PDF预览

74LVTH16244BDGG

更新时间: 2024-09-16 11:13:39
品牌 Logo 应用领域
安世 - NEXPERIA 驱动信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
12页 213K
描述
3.3 V 16-bit buffer/driver; 3-stateProduction

74LVTH16244BDGG 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.6
Is Samacsys:N系列:LVT
JESD-30 代码:R-PDSO-G48JESD-609代码:e4
长度:12.5 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:4
功能数量:4端口数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):4 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:6.1 mm
Base Number Matches:1

74LVTH16244BDGG 数据手册

 浏览型号74LVTH16244BDGG的Datasheet PDF文件第2页浏览型号74LVTH16244BDGG的Datasheet PDF文件第3页浏览型号74LVTH16244BDGG的Datasheet PDF文件第4页浏览型号74LVTH16244BDGG的Datasheet PDF文件第5页浏览型号74LVTH16244BDGG的Datasheet PDF文件第6页浏览型号74LVTH16244BDGG的Datasheet PDF文件第7页 
74LVT16244B; 74LVTH16244B  
3.3 V 16-bit buffer/driver; 3-state  
Rev. 13 — 12 August 2021  
Product data sheet  
1. General description  
The 74LVT16244B; 74LVTH16244B is a 16-bit buffer/line driver with 3-state outputs. The device  
can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The device features four  
output enables (1OE, 2OE, 3OE and 4OE), each controlling four of the 3-state outputs. A HIGH on  
nOE causes the outputs to assume a high-impedance OFF-state. Bus hold data inputs eliminate  
the need for external pull-up resistors to define unused inputs  
2. Features and benefits  
16-bit bus interface  
3-state buffers  
Wide supply voltage range from 2.7 to 3.6 V  
Overvoltage tolerant inputs to 5.5 V  
BiCMOS high speed and output drive  
Output capability: +64 mA and -32 mA  
Direct interface with TTL levels  
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
Power-up 3-state  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B  
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to 85 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVT16244BDGG  
74LVTH16244BDGG  
-40 °C to +85 °C  
TSSOP48  
plastic thin shrink small outline package; 48 leads; SOT362-1  
body width 6.1 mm  
 
 
 

与74LVTH16244BDGG相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16244BDGG,11 NXP

获取价格

74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin
74LVTH16244BDGG,18 NXP

获取价格

暂无描述
74LVTH16244BDGG,51 NXP

获取价格

74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin
74LVTH16244BDGG;51 NXP

获取价格

74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin
74LVTH16244BDGG-T NXP

获取价格

IC,BUFFER/DRIVER,QUAD,4-BIT,LVT/ALVT-BICMOS,TSSOP,48PIN,PLASTIC
74LVTH16244BDL NXP

获取价格

3.3 V 16-bit buffer/driver; 3-state
74LVTH16244BDL,112 NXP

获取价格

74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state SSOP 48-Pin
74LVTH16244BDL,118 NXP

获取价格

74LVT16244B; 74LVTH16244B - 3.3 V 16-bit buffer/driver; 3-state SSOP 48-Pin
74LVTH16244BDL-T NXP

获取价格

暂无描述
74LVTH16244GX ETC

获取价格

Quad 4-Bit Buffer/Driver