Datasheet > 74AUP2G02DC

74AUP2G02DC

更新时间： 2023-09-03 20:29:10

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	264K
描述
Low-power dual 2-input NOR gateProduction

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G02DC 数据手册

Nexperia

74AUP2G02

Low-power dual 2-input NOR gate

XSON8: extremely thin small outline package; no leads;

8 terminals; body 1.35 x 1 x 0.5 mm

SOT1089

terminal 1

index area

detail X

(2)

(4×)

(2)

(8×)

terminal 1

index area

0.5

1 mm

scale

Dimensions

Unit

(1)

max 0.5 0.04 0.20 1.40 1.05

0.35 0.40

0.15 1.35 1.00 0.55 0.35 0.30 0.35

0.12 1.30 0.95 0.27 0.32

mm nom

min

Note

1. Including plating thickness.

2. Visible depending upon used manufacturing technology.

sot1089_po

Issue date

References

Outline

version

European

projection

IEC

JEDEC

MO-252

JEITA

10-04-09

10-04-12

SOT1089

Fig. 10. Package outline SOT1089 (XSON8)

74AUP2G02

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 27 July 2021

12 / 17

1...9 10 111213 14 15...17

下载PDF

与74AUP2G02DC相关器件

型号	品牌	描述	获取价格	数据表
74AUP2G02DC-G	NXP	暂无描述	获取价格
74AUP2G02GD	NXP	Low-power dual 2-input NOR gate	获取价格
74AUP2G02GD,125	NXP	74AUP2G02 - Low-power dual 2-input NOR gate SON 8-Pin	获取价格
74AUP2G02GM	NXP	Low-power dual 2-input NOR gate	获取价格
74AUP2G02GM,125	NXP	74AUP2G02 - Low-power dual 2-input NOR gate QFN 8-Pin	获取价格
74AUP2G02GN	NEXPERIA	Low-power dual 2-input NOR gateProduction	获取价格