5秒后页面跳转
74AUP2G00DC PDF预览

74AUP2G00DC

更新时间: 2024-01-22 16:05:16
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 84K
描述
Low-power dual 2-input NAND gate

74AUP2G00DC 数据手册

 浏览型号74AUP2G00DC的Datasheet PDF文件第4页浏览型号74AUP2G00DC的Datasheet PDF文件第5页浏览型号74AUP2G00DC的Datasheet PDF文件第6页浏览型号74AUP2G00DC的Datasheet PDF文件第8页浏览型号74AUP2G00DC的Datasheet PDF文件第9页浏览型号74AUP2G00DC的Datasheet PDF文件第10页 
74AUP2G00  
Philips Semiconductors  
Low-power dual 2-input NAND gate  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
Tamb = 40 °C to +125 °C  
VIH  
HIGH-level input voltage  
VCC = 0.8 V  
0.75 × VCC  
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
VCC = 0.8 V  
0.70 × VCC  
-
1.6  
-
2.0  
-
VIL  
LOW-level input voltage  
-
-
-
-
0.25 × VCC  
0.30 × VCC  
0.7  
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
0.9  
VOH  
HIGH-level output voltage VI = VIH or VIL  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
V
CC 0.11 -  
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
VI = VIH or VIL  
0.6 × VCC  
0.93  
1.17  
1.77  
1.67  
2.40  
2.30  
-
-
-
-
-
-
-
VOL  
LOW-level output voltage  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
VI = GND to 3.6 V; VCC = 0 V to 3.6 V  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.11  
V
0.33 × VCC  
0.41  
V
V
0.39  
V
0.36  
V
0.50  
V
0.36  
V
0.50  
V
II  
input leakage current  
±0.75  
±0.75  
±0.75  
µA  
µA  
µA  
IOFF  
IOFF  
power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V  
additional power-off  
leakage current  
VI or VO = 0 V to 3.6 V;  
CC = 0 V to 0.2 V  
V
ICC  
supply current  
VI = GND or VCC; IO = 0 A;  
CC = 0.8 V to 3.6 V  
-
-
-
-
1.4  
75  
µA  
µA  
V
[1]  
ICC  
additional supply current  
VI = VCC 0.6 V; IO = 0 A;  
CC = 3.3 V  
V
[1] One input at VCC 0.6 V, other input at VCC or GND.  
74AUP2G00_1  
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.  
Product data sheet  
Rev. 01 — 25 August 2006  
7 of 16  

与74AUP2G00DC相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G00DC-G NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00DC-Q100 NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00GD NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GD,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin

获取价格

74AUP2G00GM NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GM,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin

获取价格