5秒后页面跳转
74AUP1T45GW PDF预览

74AUP1T45GW

更新时间: 2024-02-09 06:29:39
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
33页 435K
描述
Low-power dual supply translating transceiver; 3-stateProduction

74AUP1T45GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
风险等级:5.63其他特性:WITH DIRECTION CONTROL
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
逻辑集成电路类型:BUS TRANSCEIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):40.5 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.1 V标称供电电压 (Vsup):1.4 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1T45GW 数据手册

 浏览型号74AUP1T45GW的Datasheet PDF文件第1页浏览型号74AUP1T45GW的Datasheet PDF文件第3页浏览型号74AUP1T45GW的Datasheet PDF文件第4页浏览型号74AUP1T45GW的Datasheet PDF文件第5页浏览型号74AUP1T45GW的Datasheet PDF文件第6页浏览型号74AUP1T45GW的Datasheet PDF文件第7页 
Nexperia  
74AUP1T45  
Low-power dual supply translating transceiver; 3-state  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1T45GW  
74AUP1T45GM  
74AUP1T45GN  
74AUP1T45GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP6  
plastic thin shrink small outline package; 6 leads;  
body width 1.25 mm  
SOT363-2  
XSON6  
XSON6  
XSON6  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 × 1.0 × 0.35 mm  
SOT1115  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 × 1.0 × 0.35 mm  
SOT1202  
4. Marking  
Table 2. Marking  
Type number  
Marking code[1]  
74AUP1T45GW  
74AUP1T45GM  
74AUP1T45GN  
74AUP1T45GS  
p5  
p5  
p5  
p5  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
5. Functional diagram  
5
DIR  
DIR  
3
A
A
4
B
B
V
V
CC(B)  
CC(A)  
V
V
CC(B)  
CC(A)  
001aae962  
001aae963  
Fig. 1. Logic symbol  
Fig. 2. Logic diagram  
©
74AUP1T45  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 8 — 20 July 2023  
2 / 33  
 
 
 
 

与74AUP1T45GW相关器件

型号 品牌 描述 获取价格 数据表
74AUP1T45GW,125 NXP 74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin

获取价格

74AUP1T50GW NEXPERIA Low-power buffer with voltage-level translatorProduction

获取价格

74AUP1T50GX NEXPERIA Low-power buffer with voltage-level translatorProduction

获取价格

74AUP1T57 NXP Low-power configurable gate with voltage-level translator

获取价格

74AUP1T57GF NXP Low-power configurable gate with voltage-level translator

获取价格

74AUP1T57GM NXP Low-power configurable gate with voltage-level translator

获取价格