5秒后页面跳转
74AHCT273BQ-Q100 PDF预览

74AHCT273BQ-Q100

更新时间: 2024-09-19 02:57:03
品牌 Logo 应用领域
安世 - NEXPERIA 逻辑集成电路触发器
页数 文件大小 规格书
19页 814K
描述
Octal D-type flip-flop with reset; positive-edge trigger

74AHCT273BQ-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:HVQCCN,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.6
系列:AHCT/VHCT/VTJESD-30 代码:R-PQCC-N20
JESD-609代码:e4长度:4.5 mm
逻辑集成电路类型:D FLIP-FLOP湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):11.5 ns
筛选级别:AEC-Q100座面最大高度:1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:2.5 mm最小 fmax:65 MHz
Base Number Matches:1

74AHCT273BQ-Q100 数据手册

 浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第2页浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第3页浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第4页浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第5页浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第6页浏览型号74AHCT273BQ-Q100的Datasheet PDF文件第7页 
74AHC273-Q100;  
74AHCT273-Q100  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 1 — 27 March 2013  
Product data sheet  
1. General description  
The 74AHC273-Q100; 74AHCT273-Q100 is a high-speed Si-gate CMOS device and is  
pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with  
JEDEC standard No. 7-A.  
The 74AHC273-Q100; 74AHCT273-Q100 has eight edge-triggered, D-type flip-flops with  
individual D inputs and Q outputs.  
The common clock (CP) and master reset (MR) inputs, load and reset (clear) all flip-flops  
simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock  
transition, is transferred to the corresponding output (Qn) of the flip-flop.  
All outputs are forced LOW, independent of clock or data inputs, by a LOW on the MR  
input.  
The device is useful for applications where only the true output is required and the clock  
and master reset are common to all storage elements.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have Schmitt-trigger actions  
Inputs accept voltages higher than VCC  
Ideal buffer for MOS microcontroller or memory  
Common clock and master reset  
Input levels:  
For 74AHC273-Q100: CMOS level  
For 74AHCT273-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74AHCT273BQ-Q100相关器件

型号 品牌 获取价格 描述 数据表
74AHCT273BQ-Q100X NXP

获取价格

74AHC(T)273-Q100 - Octal D-type flip-flop with reset; positive-edge trigger QFN 20-Pin
74AHCT273D NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHCT273D NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge triggerProduction
74AHCT273D,118 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger SOP 20-Pin
74AHCT273D-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHCT273D-Q100J NXP

获取价格

74AHC(T)273-Q100 - Octal D-type flip-flop with reset; positive-edge trigger SOP 20-Pin
74AHCT273D-T NXP

获取价格

IC AHCT/VHCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM, PL
74AHCT273PW NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHCT273PW NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge triggerProduction
74AHCT273PW,112 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin