Datasheet > XC2C512

XC2C512

更新时间： 2024-09-18 22:41:19

品牌	Logo	应用领域
赛灵思 - XILINX		/
页数	文件大小	规格书
14页	445K
描述
CoolRunner-II CPLD Family

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

XC2C512 数据手册

CoolRunner-II CPLD Family

DS090 (v2.5) June 28, 2005

Product Specification

Mixed I/O voltages compatible with 1.5V, 1.8V,

2.5V, and 3.3V logic levels on all parts

SSTL2_1,SSTL3_1, and HSTL_1 on 128

macrocell and denser devices

Features

•

Optimized for 1.8V systems

Industry’s fastest low power CPLD

Densities from 32 to 512 macrocells

Hot pluggable

Industry’s best 0.18 micron CMOS CPLD

•

PLA architecture

Optimized architecture for effective logic synthesis

Multi-voltage I/O operation — 1.5V to 3.3V

Superior pinout retention

100% product term routability across function block

Advanced system features

Wide package availability including fine pitch:

Fastest in system programming

1.8V ISP using IEEE 1532 (JTAG) interface

Chip Scale Package (CSP) BGA, Fine Line BGA,

TQFP, PQFP, VQFP, PLCC, and QFN packages

Pb-free available for all packages

On-The-Fly Reconfiguration (OTF)

IEEE1149.1 JTAG Boundary Scan Test

Optional Schmitt trigger input (per pin)

Multiple I/O banks on all devices

•

Design entry/verification using Xilinx and industry

standard CAE tools

Free software support for all densities using Xilinx

WebPACK™

Unsurpassed low power management

DataGATE external signal control

Flexible clocking modes

Industry leading nonvolatile 0.18 micron CMOS

process

Optional DualEDGE triggered registers

Clock divider (÷ 2,4,6,8,10,12,14,16)

CoolCLOCK

Guaranteed 1,000 program/erase cycles

Guaranteed 20 year data retention

Global signal options with macrocell control

Multiple global clocks with phase selection per

macrocell

Family Overview

Xilinx CoolRunner™-II CPLDs deliver the high speed and

ease of use associated with the XC9500/XL/XV CPLD fam-

ily with the extremely low power versatility of the XPLA3™

family in a single CPLD. This means that the exact same

parts can be used for high-speed data communications/

computing systems and leading edge portable products,

with the added benefit of In System Programming. Low

power consumption and high-speed operation are com-

bined into a single family that is easy to use and cost effec-

tive. Clocking techniques and other power saving features

extend the users’ power budget. The design features are

supported starting with Xilinx ISE 4.1i ISE WebPACK. Addi-

tional details can be found in Further Reading, page 13.

Multiple global output enables

Global set/reset

Abundant product term clocks, output enables and

set/resets

Efficient control term clocks, output enables and

set/resets for each macrocell and shared across

function blocks

Advanced design security

Open-drain output option for Wired-OR and LED

drive

Optional bus-hold, 3-state or weak pullup on select

I/O pins

Optional configurable grounds on unused I/Os

Table 1 shows the macrocell capacity and key timing

parameters for the CoolRunner-II CPLD family.

Table 1: CoolRunner-II CPLD Family Parameters

XC2C32A

XC2C64A

XC2C128

128

XC2C256

256

XC2C384

384

XC2C512

512

Macrocells

Max I/O

100

184

240

270

_PD(ns)

3.8

4.6

5.7

7.1

_SU(ns)

1.9

2.0

2.4

2.9

2.6

_CO(ns)

3.7

3.9

4.2

4.5

5.8

_SYSTEM1(MHz)

323

263

244

256

217

179

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS090 (v2.5) June 28, 2005

www.xilinx.com

Product Specification

12 3 4 5 6 7...14

中文翻译

下载PDF

与XC2C512相关器件

型号	品牌	获取价格	描述	数据表
XC2C512-10FG324I	XILINX	获取价格	暂无描述
XC2C512-10FGG324C	XILINX	获取价格	Flash PLD, 10ns, 512-Cell, CMOS, PBGA324, 23 X 23 MM, 1 MM PITCH, LEAD FREE, PLASTIC, FBGA
XC2C512-10FTG256I	XILINX	获取价格	Flash PLD, 10ns, 512-Cell, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, LEAD FREE, PLASTIC, FTBG
XC2C512-10PQ208C	XILINX	获取价格	暂无描述
XC2C512-6FG324C	XILINX	获取价格	Flash PLD, 6ns, 512-Cell, CMOS, PBGA324, 23 X 23 MM, 1.20 MM PITCH, FBGA-324
XC2C512-6FGG324C	XILINX	获取价格	Flash PLD, 6ns, 512-Cell, CMOS, PBGA324, 23 X 23 MM, 1.20 MM PITCH, LEAD FREE, FBGA-324
XC2C512-7FG324C	XILINX	获取价格	暂无描述
XC2C512-7FGG324C	XILINX	获取价格	暂无描述
XC2C512-7FT256I	XILINX	获取价格	Flash PLD, 7.5ns, 512-Cell, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, PLASTIC, FTBGA-256
XC2C512-7FTG256C	XILINX	获取价格	Flash PLD, 7.5ns, 512-Cell, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, LEAD FREE, PLASTIC, FTB

与XC2C512相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

26
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

24
SL74HC10N：高性能三输入与非门解析
2024-09-03

99
AIC1781A 电池充电控制器深度解析
2024-09-03

91

产品中心

服务支持

精选活动

关于我们

帮助中心

XC2C512

XC2C512 数据手册

与XC2C512相关器件

与XC2C512相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

XC2C512

XC2C512 数据手册

与XC2C512相关器件

与XC2C512相关文章

您还可以找

您在本页遇到什么问题？