Datasheet > 可编程逻辑 > 可编程逻辑器件> XC2C64-7VQ100C

XC2C64-7VQ100C

更新时间： 2024-11-07 22:23:27

品牌	Logo	应用领域
赛灵思 - XILINX		电池通信设备
页数	文件大小	规格书
12页	95K
描述
This lends power savings to High-end Communication equipment and speed to battery operated devices.

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

XC2C64-7VQ100C 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	14 X 14 MM, 0.50 MM PITCH, VQFP-100
针数：	100	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.17	其他特性：	REAL DIGITAL DESIGN TECHNOLOGY
系统内可编程：	YES	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e0	JTAG BST：	YES
长度：	14 mm	湿度敏感等级：	3
专用输入次数：		I/O 线路数量：	64
宏单元数：	64	端子数量：	100
最高工作温度：	70 °C	最低工作温度：
组织：	0 DEDICATED INPUTS, 64 I/O	输出函数：	MACROCELL
封装主体材料：	PLASTIC/EPOXY	封装代码：	TFQFP
封装等效代码：	TQFP100,.63SQ	封装形状：	SQUARE
封装形式：	FLATPACK, THIN PROFILE, FINE PITCH	峰值回流温度（摄氏度）：	225
电源：	1.5/3.3,1.8 V	可编程逻辑类型：	FLASH PLD
传播延迟：	7.5 ns	认证状态：	Not Qualified
座面最大高度：	1.2 mm	子类别：	Programmable Logic Devices
最大供电电压：	1.9 V	最小供电电压：	1.7 V
标称供电电压：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	TIN LEAD	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	14 mm
Base Number Matches：	1

XC2C64-7VQ100C 数据手册

XC2C64 CoolRunner-II CPLD

DS092 (v1.0) December 19, 2001

Advance Product Specification

Features

Description

•

Industries best 0.18 micron CMOS CPLD

The CoolRunner-II 64-macrocell device is designed for both

high performance and low power applications. This lends

power savings to high-end communication equipment and

speed to battery operated devices.

4.0 ns pin-to-pin logic delays

less than 100 µA standby current consumption

64 macrocells with up to 1,600 logic gates

Fast input registers

Slew rate control on individual outputs

LVCMOS 1.8V through 3.3V

LVTTL 3.3V

This device consists of four Function Blocks inter-con-

nected by a low power Advanced Interconnect Matrix (AIM).

The AIM feeds 40 inputs to each Function Block. The Func-

tion Blocks consist of a 40 by 56 p-term PLA and 16 macro-

cells which contain numerous configuration bits that allow

for combinational or registered modes of operation. Addi-

tionally, these registers can be globally reset or preset and

configured as a D or T flip-flop or as a D latch. There are

also multiple clock signals, both global and local product

term based, on a per macrocell basis. Output control sig-

nals include slew rate control, bus hold and open drain. An

additional Schmitt-trigger input is available on a per input

pin basis.

•

Available in multiple package styles

44-pin PLCC with 33 user I/O

44-pin VQFP with 33 user I/O

56-ball CP (0.05mm) BGA with 45 user I/O

100-pin VQFP with 64 user I/O

•

Optimized for high performance 1.8V systems

Ultra low power operation

Advanced 0.18 micron 4-metal layer Non-volatile

process

In addition to combinatorial and registered outputs, the reg-

isters may be configured as fast inputs.

Advanced system features

Quadruple enhanced security

Multi-voltage system interface

Hot pluggable

Clocking is available on a global or Function Block basis.

Three global clocks are available for all Function Blocks as

a synchronous clock source. Global clocks are additionally

used to set or preset individual macrocell registers on

power up. Local clocks are generated in specific Function

Blocks and only available to macrocell registers in that

Function Block.

IEEE1532 In-system programmable

Superior pin locking through PLA array

Input hysteresis (Schmitt trigger) on all pins

Bus hold circuitry on all user pins

IEEE standard 1149.1 boundary scan (JTAG)

Fast programming times

Excellent pin retention during design changes

High quality and reliability

Guaranteed 10,000 program/erase cycles

20 year data retention

A DualEDGE flip-flop feature is also available on a per mac-

rocell basis. This feature allows performance where it is

needed without raising the total power consumption of the

entire device.

The CoolRunner-II 64-macrocell CPLD is I/O compatible

with standard LVTTL33 and LVCMOS18, 25, and 33 volts

(see Table 1).

Refer to the CoolRunner™-II family data sheet for architec-

ture description.

Fast Zero Power Design Technology

All CoolRunner-II CPLDs employ Fast Zero Power™ (FZP),

a design technique that employs CMOS technology in both

the fabrication and design methodology. Xilinx CoolRun-

ner-II is fabricated on a 0.18 micron process technology

which is derived from leading edge FPGA product develop-

ment. CoolRunner-II design technology employs a cascade

of CMOS gates to implement sum of products instead of tra-

ditional sense amplifier methodology. Due to this FZP tech-

nology, Xilinx CoolRunner-II CPLDs achieve both high

performance and low power operation.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS092 (v1.0) December 19, 2001

www.xilinx.com

Advance Product Specification

1-800-255-7778

12 3 4 5 6 7...12

中文翻译

下载PDF

XC2C64-7VQ100C 替代型号

型号	品牌	替代类型	描述	数据表
XC2C64A-7VQG100I	XILINX	类似代替	Flash PLD, 7.5ns, 64-Cell, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, VQFP-100
XC2C64A-7VQG100C	XILINX	类似代替	Flash PLD, 7.5ns, 64-Cell, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, VQFP-100

与XC2C64-7VQ100C相关器件

型号	品牌	获取价格	描述	数据表
XC2C64-7VQ100I	XILINX	获取价格	This lends power savings to High-end Communication equipment and speed to battery operated
XC2C64-7VQ44C	XILINX	获取价格	This lends power savings to High-end Communication equipment and speed to battery operated
XC2C64-7VQ44I	XILINX	获取价格	This lends power savings to High-end Communication equipment and speed to battery operated
XC2C64-7VQG44I	XILINX	获取价格	Flash PLD, 7.5ns, 64-Cell, CMOS, PQFP44, 10 X 10 MM, 0.80 MM PITCH, VQFP-44
XC2C64A	XILINX	获取价格	CoolRunner-II CPLD Family
XC2C64A-4CPG56C	XILINX	获取价格	Flash PLD, 4ns, CMOS, PBGA56, 6 X 6 MM, 0.50 MM PITCH, LEAD FREE, CSP-56
XC2C64A-5CP56C	XILINX	获取价格	暂无描述
XC2C64A-5QFG48C	XILINX	获取价格	Flash PLD, 5ns, 64-Cell, CMOS, 7 X 7 MM, 0.50 MM PITCH, LEAD FREE, QFN-48
XC2C64A-5VQ44C	XILINX	获取价格	Flash PLD, 5ns, 64-Cell, CMOS, PQFP44, 10 X 10 MM, 0.80 MM PITCH, VQFP-44
XC2C64A-5VQG100C	XILINX	获取价格	Flash PLD, 5ns, 64-Cell, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, VQFP-100

与XC2C64-7VQ100C相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

19
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

17
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

39
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

XC2C64-7VQ100C

XC2C64-7VQ100C 技术参数

XC2C64-7VQ100C 数据手册

XC2C64-7VQ100C 替代型号

与XC2C64-7VQ100C相关器件

与XC2C64-7VQ100C相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

XC2C64-7VQ100C

XC2C64-7VQ100C 技术参数

XC2C64-7VQ100C 数据手册

XC2C64-7VQ100C 替代型号

与XC2C64-7VQ100C相关器件

与XC2C64-7VQ100C相关文章

您还可以找

您在本页遇到什么问题？