5秒后页面跳转
TPIC5322LDR PDF预览

TPIC5322LDR

更新时间: 2024-11-09 12:59:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
12页 228K
描述
1A, 60V, 0.525ohm, 3 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-012AC, PLASTIC, SOIC-16

TPIC5322LDR 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SMALL OUTLINE, R-PDSO-G16针数:16
Reach Compliance Code:unknownECCN代码:EAR99
风险等级:5.84其他特性:LOGIC LEVEL COMPATIBLE
雪崩能效等级(Eas):40.5 mJ外壳连接:ISOLATED
配置:SEPARATE, 3 ELEMENTS WITH BUILT-IN DIODE最小漏源击穿电压:60 V
最大漏极电流 (ID):1 A最大漏源导通电阻:0.525 Ω
FET 技术:METAL-OXIDE SEMICONDUCTOR最大反馈电容 (Crss):40 pF
JEDEC-95代码:MS-012ACJESD-30 代码:R-PDSO-G16
元件数量:3端子数量:16
工作模式:ENHANCEMENT MODE最高工作温度:150 °C
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:SMALL OUTLINE极性/信道类型:N-CHANNEL
功耗环境最大值:1.09 W最大脉冲漏极电流 (IDM):3 A
认证状态:Not Qualified表面贴装:YES
端子形式:GULL WING端子位置:DUAL
晶体管应用:SWITCHING晶体管元件材料:SILICON
最大关闭时间(toff):66 ns最大开启时间(吨):52 ns
Base Number Matches:1

TPIC5322LDR 数据手册

 浏览型号TPIC5322LDR的Datasheet PDF文件第2页浏览型号TPIC5322LDR的Datasheet PDF文件第3页浏览型号TPIC5322LDR的Datasheet PDF文件第4页浏览型号TPIC5322LDR的Datasheet PDF文件第5页浏览型号TPIC5322LDR的Datasheet PDF文件第6页浏览型号TPIC5322LDR的Datasheet PDF文件第7页 
ꢀꢁ ꢂ ꢃꢄ ꢅꢆ ꢆꢇ  
ꢅ ꢈꢃꢉ ꢊꢋꢋ ꢌꢇ ꢂꢋ ꢍꢌꢁꢌ ꢋꢍꢌꢋ ꢀ ꢇ ꢎꢏ ꢂ ꢃꢈꢇ ꢌꢐꢌ ꢇ ꢁꢎ ꢑ ꢌꢒ ꢍꢓ ꢎ ꢔ ꢊ ꢒꢒ ꢊꢕ  
SLIS034A − JUNE 1994 − REVISED NOVEMBER 1994  
D PACKAGE  
(TOP VIEW)  
D
D
D
D
D
Low r  
. . . 0.45 Typ  
DS(on)  
High-Voltage Outputs . . . 60 V  
Pulsed Current . . . 3 A Per Channel  
Fast Commutation Speed  
DRAIN1  
DRAIN1  
GATE1  
GND  
1
2
3
4
5
6
7
8
16  
15  
14  
SOURCE1  
SOURCE1  
SOURCE2  
SOURCE2  
SOURCE3  
SOURCE3  
GATE3  
Direct Logic-Level Interface  
13 DRAIN2  
12 DRAIN2  
11  
10  
9
description  
GATE2  
DRAIN3  
DRAIN3  
The TPIC5322L is a monolithic logic-level power  
DMOS array that consists of three electrically  
isolated independent N-channel enhancement-  
mode DMOS transistors.  
The TPIC5322L is offered in a standard 16-pin  
small-outline surface-mount (D) package and is  
characterized for operation over the case  
temperature range of 40°C to 125°C.  
schematic  
DRAIN1  
15, 16  
GATE2  
11  
DRAIN2  
12, 13  
GATE3  
8
DRAIN3  
9, 10  
Q1  
Q2  
Q3  
D1  
D2  
D3  
Z1  
Z2  
14  
Z3  
GATE1  
2, 3  
SOURCE1  
1
GND  
4, 5  
SOURCE2  
6, 7  
SOURCE3  
absolute maximum ratings over operating case temperature range (unless otherwise noted)  
Drain-to-source voltage, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 V  
DS  
Source-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V  
Drain-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V  
Gate-to-source voltage, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 V  
GS  
Continuous drain current, each output, all outputs on, T = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 A  
C
Continuous source-to-drain diode current, T = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 A  
C
Pulsed drain current, each output, I  
, T = 25°C (see Note 1 and Figure 15) . . . . . . . . . . . . . . . . . . . . . 3 A  
max  
C
Single-pulse avalanche energy, E , T = 25°C (see Figure 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40.5 mJ  
AS  
C
Continuous total power dissipation at (or below) T = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.09 W  
C
Operating virtual junction temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 150°C  
J
Operating case temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 125°C  
C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.  
ꢁꢒ ꢎ ꢍꢖ ꢃ ꢀꢂ ꢎ ꢋ ꢍ ꢊꢀꢊ ꢗꢘ ꢙ ꢚꢛ ꢜ ꢝꢞ ꢗꢚꢘ ꢗꢟ ꢠꢡ ꢛ ꢛ ꢢꢘꢞ ꢝꢟ ꢚꢙ ꢣꢡꢤ ꢥꢗꢠ ꢝꢞ ꢗꢚꢘ ꢦꢝ ꢞꢢ ꢧ  
ꢁꢛ ꢚ ꢦꢡꢠ ꢞ ꢟ ꢠ ꢚꢘ ꢙꢚ ꢛ ꢜ ꢞ ꢚ ꢟ ꢣꢢ ꢠ ꢗꢙ ꢗꢠꢝ ꢞꢗ ꢚꢘꢟ ꢣꢢ ꢛ ꢞꢨ ꢢ ꢞꢢ ꢛ ꢜꢟ ꢚꢙ ꢀꢢꢩ ꢝꢟ ꢂꢘꢟ ꢞꢛ ꢡꢜ ꢢꢘꢞ ꢟ  
ꢟ ꢞ ꢝ ꢘꢦ ꢝ ꢛꢦ ꢪ ꢝ ꢛꢛ ꢝ ꢘ ꢞꢫꢧ ꢁꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚꢘ ꢣꢛ ꢚꢠ ꢢꢟ ꢟꢗ ꢘꢬ ꢦꢚꢢ ꢟ ꢘꢚꢞ ꢘꢢ ꢠꢢ ꢟꢟ ꢝꢛ ꢗꢥ ꢫ ꢗꢘꢠ ꢥꢡꢦ ꢢ  
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
Copyright 1994, Texas Instruments Incorporated  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与TPIC5322LDR相关器件

型号 品牌 获取价格 描述 数据表
TPIC5323L TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY
TPIC5323LD TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY
TPIC5323LDR TI

获取价格

1A, 60V, 0.65ohm, 3 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-012AC, MS-012, 16 PIN
TPIC5401 TI

获取价格

H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY
TPIC5401_16 TI

获取价格

H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY
TPIC5401DW TI

获取价格

暂无描述
TPIC5401DWR TI

获取价格

1.7A, 60V, 0.35ohm, 4 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-013AC, MS-013, 20 PIN
TPIC5401NE TI

获取价格

暂无描述
TPIC5403 TI

获取价格

4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY
TPIC5403DW TI

获取价格

4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY